

**iSBC 86/12A™**  
**SINGLE BOARD COMPUTER**  
**HARDWARE**  
**REFERENCE MANUAL**

Order Number: 9803074-02

intel®

**iSBC 86/12A™**  
**SINGLE BOARD COMPUTER**  
**HARDWARE**  
**REFERENCE MANUAL**

Order Number: 9803074-02

REV.	REVISION HISTORY	PRINT DATE
-01	Original Issue	8/79
-02	Product Revision: Section 3-4 and Table 2-12 Manual Revisions: Table 2-2; Table 2-4; Table 2-8; Table 2-14; Table 5-1. Figure 2-1; Figure 5-1; Figure 5-2. Appendix B, C. New Appendix D.	3/81

Additional copies of this manual or other Intel literature may be obtained from:

Literature Department  
Intel Corporation  
3065 Bowers Avenue  
Santa Clara, CA 95051

The information in this document is subject to change without notice.

Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update nor to keep current the information contained in this document.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR 7-104.9(a)(9).

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and its affiliates and may be used only to identify Intel products:

BXP	Intel	Megachassis
CREDIT	Intelelevision	Micromap
i	Intellec	Multibus
ICE	iRMX	Multimodule
iCS	iSBC	PROMPT
im	iSBX	Promware
Insite	Library Manager	RMX/80
Intel	MCS	System 2000
		UPI
		MScope

and the combination of ICE, iCS, iRMX, iSBC, iSBX, MCS, or RMX and a numerical suffix.



## PREFACE

This manual provides general information, installation, programming information, principles of operation, and service information for the Intel iSBC 86/12A Single Board Computer and the optional iSBC 300 Multimodule RAM and iSBC 340 Multimodule EPROM. Additional information is available in the following documents:

- *8086 Assembly Language Reference Manual*, Order No. 9800640
- *The 8086 Family User's Manual*, Order No. 9800722
- *Intel MULTIBUS Specification Manual*, Order No. 9800683
- *Intel MULTIBUS Interfacing*, Application Note AP-28A
- *The 8086 Primer*, Stephen P. Morse. Hayden Book Co., Inc. Rochelle Park, N.J. 1980.
- *iSBC 337 Numeric Data Processor Hardware Reference Manual*, Order No. 142887.







# CONTENTS

**CHAPTER 1  
GENERAL INFORMATION**

	<b>PAGE</b>
Introduction .....	1-1
Description .....	1-1
Optional RAM and ROM/EPROM Expansion ..	1-3
System Software Development .....	1-4
Equipment Supplied .....	1-4
Equipment Required .....	1-4
Specifications .....	1-4

**CHAPTER 2  
PREPARATION FOR USE**

Introduction .....	2-1
Unpacking and Inspection .....	2-1
Installation Considerations .....	2-1
User-Furnished Components .....	2-1
Power Requirement .....	2-1
Cooling Requirement .....	2-1
Physical Dimensions .....	2-1
Component Installation .....	2-1
ROM/EPROM Chips .....	2-2
No Wait Option .....	2-2
Line Drivers and I/O Terminators .....	2-2
Jumper/Switch Configuration .....	2-2
RAM Addresses (Multibus Interface Access) .....	2-7
Priority Interrupts .....	2-7
Serial I/O Port Configuration .....	2-7
Parallel I/O Port Configuration .....	2-11
Multibus Interface Configuration .....	2-11
Signal Characteristics .....	2-11
Multibus Interface Arbitration .....	2-22
Common Bus Request .....	2-22
Any Request .....	2-22
Jumper Configurations .....	2-23
Serial Priority Resolution .....	2-23
Parallel Priority Resolution .....	2-23
Power Fail/Memory Protect Configuration .....	2-24
Parallel I/O Cabling .....	2-25
Serial I/O Cabling .....	2-26
Board Installation .....	2-27

**CHAPTER 3  
PROGRAMMING INFORMATION**

Introduction .....	3-1
Failsafe Timer .....	3-1
Memory Addressing .....	3-1
CPU Access .....	3-2
Multibus Interface Access .....	3-2
I/O Addressing .....	3-3
System Initialization .....	3-4
8251A USART Programming .....	3-5

	<b>PAGE</b>
Mode Instruction Format .....	3-5
Sync Characters .....	3-5
Command Instruction Format .....	3-6
Reset .....	3-6
Addressing .....	3-6
Initialization .....	3-7
Operation .....	3-8
Data Input/Output .....	3-8
Status Read .....	3-9
8253 PIT Programming .....	3-9
Mode Control Word and Count .....	3-9
Addressing .....	3-13
Initialization .....	3-13
Operation .....	3-13
Counter Read .....	3-13
Clock Frequency/Divide Ratio Selection .....	3-14
Rate Generator/Interval Timer .....	3-15
Interrupt Timer .....	3-16
8255A PPI Programming .....	3-16
Control Word Format .....	3-17
Addressing .....	3-17
Initialization .....	3-17
Operation .....	3-17
Read Operation .....	3-17
Write Operation .....	3-17
8259A PIC Programming .....	3-17
Interrupt Priority Modes .....	3-18
Nested Mode .....	3-18
Fully Nested Mode .....	3-19
Automatic Rotating Mode .....	3-19
Specific Rotating Mode .....	3-19
Special Mask Mode .....	3-19
Poll Mode .....	3-19
Status Read .....	3-19
Initialization Command Words .....	3-19
Operation Command Words .....	3-21
Addressing .....	3-21
Initialization .....	3-21
Operation .....	3-24
Hardware Interrupts .....	3-26
Non-Maskable Interrupt (NMI) .....	3-26
Maskable Interrupt (INTR) .....	3-27
Master PIC Byte Identifier .....	3-27
Slave PIC Byte Identifier .....	3-27

**CHAPTER 4  
PRINCIPLES OF OPERATION**

Introduction .....	4-1
Functional Description .....	4-1
Clock Circuits .....	4-1
Central Processor Unit .....	4-1



# CONTENTS (Continued)

	<b>PAGE</b>
Interval Timer .....	4-1
Serial I/O .....	4-2
Parallel I/O .....	4-2
Interrupt Controller .....	4-2
ROM/EPROM Configuration .....	4-2
RAM Configuration .....	4-2
Bus Structure .....	4-3
Multibus Interface .....	4-4
Circuit Analysis .....	4-4
Initialization .....	4-4
Clock Circuits .....	4-4
8086 CPU Timing .....	4-4
Basic Timing .....	4-4
Bus Timing .....	4-5
Address Bus .....	4-8
Data Bus .....	4-8
Bus Time Out .....	4-8
Internal Control Signals .....	4-8
Dual Port Control Logic .....	4-8
Multibus Interface Access Timing .....	4-8
CPU Access Timing .....	4-10
Multibus Interface Arbitration .....	4-10
I/O Operation .....	4-12
On-Board I/O Operation .....	4-12
System I/O Operation .....	4-12
ROM/EPROM Operation .....	4-12
ROM/EPROM Operation with	
iSBC 340 Multimodule EPROM .....	4-13
RAM Operation .....	4-13
RAM Controller .....	4-13

	<b>PAGE</b>
RAM Chips .....	4-14
RAM Controller with iSBC 300	
Multimodule RAM .....	4-14
RAM Chips with iSBC 300	
Multimodule RAM .....	4-14
On-Board Read/Write Operation .....	4-14
Bus Read/Write Operation .....	4-15
Byte Operation .....	4-15
Interrupt Operation .....	4-15
NBV Interrupt .....	4-15
BV Interrupt .....	4-16

## **CHAPTER 5 SERVICE INFORMATION**

Introduction .....	5-1
Replaceable Parts .....	5-1
Service Diagrams .....	5-1
Service and Repair Assistance .....	5-1

## **APPENDIX A TELETYPEWRITER MODIFICATIONS**

## **APPENDIX B iSBC 300 MULTIMODULE RAM AND iSBC 340 MULTIMODULE EPROM**

## **APPENDIX C CUSTOM PROGRAMMED PROMS**

## **APPENDIX D iSBC 303 PARITY GENERATOR BOARD**



# TABLES

TABLE	TITLE	PAGE	TABLE	TITLE	PAGE
1-1	Specifications .....	1-4	3-11	Typical PIT Counter Read Subroutine ..	3-15
2-1	User-Furnished and Installed Components .....	2-2	3-12	PIT Count Value Vs Rate Multiplier for Each Baud Rate .....	3-16
2-2	User-Furnished Connector Details .....	2-4	3-13	PIT Rate Generator Frequencies and Timer Intervals .....	3-16
2-3	Line Driver and I/O Terminator Locations .....	2-5	3-14	PIT Time Intervals Vs Timer Counts ...	3-16
2-4	Jumper and Switch Selectable Options .....	2-5	3-15	Typical PPI Initialization Subroutine .....	3-18
2-5	Priority Interrupt Jumper Matrix .....	2-10	3-16	Typical PPI Port Read Subroutine .....	3-18
2-6	Serial I/O Connector J2 Pin Assignments Vs Configuration Jumpers .....	2-11	3-17	Typical PPI Port Write Subroutine .....	3-18
2-7	Parallel I/O Port Configuration Jumpers .....	2-12	3-18	Interrupt Vector Byte .....	3-20
2-8	Multibus Interface Connector P1 Pin Assignments .....	2-15	3-19	Typical PIC Initialization Subroutine (NBV Mode) .....	3-23
2-9	Multibus Interface Signal Functions ...	2-16	3-20	Typical Master PIC Initialization Subroutine (BV Mode) .....	3-23
2-10	iSBC 86/12A Board DC Characteristics	2-17	3-21	Typical Slave PIC Initialization Subroutine (BV Mode) .....	3-23
2-11	iSBC 86/12A Board AC Characteristics (Master Mode) .....	2-19	3-22	PIC Operation Procedures .....	3-24
2-12	iSBC 86/12A Board AC Characteristics (Slave Mode) .....	2-19	3-23	Typical PIC Interrupt Request Register Read Subroutine .....	3-26
2-13	8289 Bus Arbiter Jumper Configurations	2-22	3-24	Typical PIC In-Service Register Read Subroutine .....	3-26
2-14	Auxiliary Connector P2 Pin Assignments .....	2-25	3-25	Typical PIC Set Mask Register Subroutine .....	3-26
2-15	Auxiliary Signal (Connector P2) DC Characteristics .....	2-26	3-26	Typical PIC Mask Register Read Subroutine .....	3-27
2-16	Parallel I/O Connector J1 Pin Assignments .....	2-26	3-27	Typical PIC End-Of-Interrupt Command Subroutine .....	3-27
2-17	Parallel I/O Signal (Connector J1) DC Characteristics .....	2-27	4-1	ROM/EPROM Chip Selection .....	4-14
2-18	Connector J2 Vs RS232C Pin Correspondence .....	2-27	5-1	Replaceable Parts .....	5-1
3-1	Typical Dual Port Access Subroutine ....	3-2	5-2	List of Manufacturer's Codes .....	5-3
3-2	On-Board Memory Addresses (CPU Access) .....	3-3	C-1	RAM Base Address .....	C-1
3-3	I/O Address Assignments .....	3-4	C-2	RAM Size .....	C-2
3-4	Typical USART Mode or Command Instruction Subroutine .....	3-8	C-3	RAM Size - PROM Page .....	C-2
3-5	Typical USART Data Character Read Subroutine .....	3-9	C-4	Translator PROM Contents for Intel Part Number 9100134 .....	C-3
3-6	Typical USART Data Character Write Subroutine .....	3-9	C-5	Translator PROM Contents for Intel Part Number 9100212 .....	C-4
3-7	Typical USART Status Read Subroutine	3-10	C-6	Memory Chip Select PROM Outputs ...	C-6
3-8	PIT Counter Operation Vs Gate Inputs .	3-13	C-7	EPROM Select Coding .....	C-6
3-9	Typical PIT Control Word Subroutine ..	3-14	C-8	Chip Select PROM Contents for Intel Part Number 9100129 .....	C-7
3-10	Typical PIT Count Value Load Subroutine .....	3-14	C-9	Chip Select PROM Contents for Intel Part Number 9100213 .....	C-8
			C-10	User Coded Chip Select PROM Contents	C-9



# ILLUSTRATIONS

FIGURE	TITLE	PAGE	FIGURE	TITLE	PAGE
1-1	iSBC 86/12A Single Board Computer .....	1-1	3-15	PIC Operation Control Word Formats .....	3-22
2-1	Dual Port RAM Address Configuration (Multibus Interface Access) .....	2-8	4-1	iSBC 86/12A Input/Output and Interrupt Simplified Logic Diagram .....	4-17
2-2	Simplified Master/Slave PIC Interconnect Example .....	2-10	4-2	iSBC 86/12A ROM/EPROM and Dual Port RAM Simplified Logic Diagram .....	4-19
2-3	Bus Exchange Timing (Master Mode) ..	2-20	4-3	Internal Bus Structure .....	4-3
2-4	Bus Exchange Timing (Slave Mode) ....	2-21	4-4	CPU Read Timing .....	4-5
2-5	Serial Priority Resolution Scheme .....	2-23	4-5	CPU Write Timing .....	4-6
2-6	Parallel Priority Resolution Scheme ....	2-24	4-6	CPU Interrupt Acknowledge Cycle Timing .....	4-7
3-1	Dual Port RAM Addressing (Multibus Interface Access) .....	3-3	4-7	Dual Port Control Multibus Interface Access Timing with CPU Lockout .....	4-9
3-2	USART Synchronous Mode Instruction Word Format .....	3-5	4-8	Dual Port Control CPU Access Timing with Multibus Interface Lockout .....	4-11
3-3	USART Synchronous Mode Transmission Format .....	3-5	5-1	iSBC 86/12A Parts Location Diagram ...	5-5
3-4	USART Asynchronous Mode Instruction Word Format .....	3-6	5-2	iSBC 86/12A Schematic Diagram .....	5-7
3-5	USART Asynchronous Mode Transmission Format .....	3-6	A-1	Teletype Component Layout .....	A-2
3-6	USART Command Instruction Word Format .....	3-7	A-2	Current Source Resistor .....	A-2
3-7	Typical USART Initialization and I/O Data Sequence .....	3-7	A-3	Terminal Block .....	A-2
3-8	USART Status Read Format .....	3-10	A-4	Teletypewriter Modifications .....	A-3
3-9	PIT Mode Control Word Format .....	3-11	A-5	Relay Circuit .....	A-3
3-10	PIT Programming Sequence Examples .	3-12	A-6	Mode Switch .....	A-3
3-11	PIT Counter Register Latch Control Word Format .....	3-15	A-7	Distributor Trip Magnet .....	A-4
3-12	PPI Control Word Format .....	3-17	A-8	TTY Adapter Cabling .....	A-4
3-13	PPI Port C Bit Set/Reset Control Word Format .....	3-18	B-1	iSBC 300 Multimodule RAM Orientation	B-1
3-14	PIC Initialization Command Word Formats .....	3-20	B-2	iSBC 340 Multimodule EPROM Orientation .....	B-3
			B-3	iSBC 300 Multimodule RAM Parts Location Diagram .....	B-5
			B-4	iSBC Multimodule RAM Schematic ....	B-7
			B-5	iSBC 340 Multimodule EPROM Parts Location Diagram .....	B-9
			B-6	iSBC 340 Multimodule EPROM Schematic .....	B-11



# CHAPTER 1 GENERAL INFORMATION

## 1-1. INTRODUCTION

The iSBC 86/12A Single Board Computer, which is a member of Intel's complete line of 8- and 16-bit single board computer products, is a complete computer system on a single printed-circuit assembly. The iSBC 86/12A board includes a 16-bit central processing unit (CPU), 32K bytes of dynamic RAM, a serial communications interface, three programmable parallel I/O ports, programmable timers, priority interrupt control, Multibus interface control logic, and bus expansion drivers for interface with other Multibus interface-compatible expansion boards. Also included is dual port control logic to allow the iSBC 86/12A board to act as a slave RAM device to other Multibus interface masters in the system. Provision is made for user installation of up to 16K bytes of read only memory.

## 1-2. DESCRIPTION

The iSBC 86/12A Single Board Computer (figure 1-1)

is controlled by an Intel 8086 16-Bit Microprocessor (CPU). The 8086 CPU includes four 16-bit general purpose registers that may also be addressed as eight 8-bit registers. In addition, the CPU contains two 16-bit pointer registers and two 16-bit index registers. Four 16-bit segment registers allow extended addressing to a full megabyte of memory. The CPU instruction set supports a wide range of addressing modes and data transfer operations, signed and unsigned 8-bit and 16-bit arithmetic including hardware multiply and divide, and logical and string operations. The CPU architecture features dynamic code relocation, reentrant code, and instruction lookahead.

The iSBC 86/12A board has an internal bus for all on-board memory and I/O operations and accesses the system bus (Multibus interface) for all external memory and I/O operations. Hence, local (on-board) operations do not involve the Multibus interface making the Multibus interface available for true parallel processing when several bus masters (e.g., DMA devices and other single board computers) are used in a multimaster scheme.




Figure 1-1. iSBC 86/12A™ Single Board Computer

Dual port control logic is included to interface the dynamic RAM with the Multibus interface so that the iSBC 86/12A board can function as a slave RAM device when not in control of the Multibus interface. The CPU has priority when accessing on-board RAM. After the CPU completes its read or write operation, the controlling bus master is allowed to access RAM and complete its operation. Where both the CPU and the controlling bus master have the need to write or read several bytes or words to or from on-board RAM, their operations are interleaved. For CPU access, the on-board RAM addresses are assigned from the bottom up of the 1-megabyte address space; i.e., 00000-07FFF<sub>H</sub>. The slave RAM address decode logic includes jumpers and switches to allow positioning the on-board RAM into any 128K segment of the 1-megabyte system address space.

The slave RAM can be configured to allow either 8K, 16K, 24K, or 32K access by another bus master. If the iSBC 300 Multimodule RAM option is installed the memory increments are 16K, 32K, 48K, or 64K. Thus, the RAM can be configured to allow other bus masters to access a segment of the on-board RAM and still reserve another segment strictly for on-board use. The addressing scheme accommodates both 16-bit and 20-bit addressing.

Four IC sockets are included to accommodate up to 16K bytes of user-installed read only memory. Configuration jumpers allow read only memory to be installed in 2K, 4K, or 8K increments.

The iSBC 86/12A board includes 24 programmable parallel I/O lines implemented by means of an Intel 8255A Programmable Peripheral Interface (PPI). The system software is used to configure the I/O lines in any combination of unidirectional input/output and bidirectional ports. The I/O interface may be customized to meet specific peripheral requirements and, in order to take full advantage of the large number of possible I/O configurations, IC sockets are provided for interchangeable I/O line drivers and terminators. Hence, the flexibility of the parallel I/O interface is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. The 24-programmable I/O lines and signal ground lines are brought out to a 50-pin edge connector (J1) that mates with flat, woven, or round cable.

The RS232C compatible serial I/O port is controlled and interfaced by an Intel 8251A USART (Universal Synchronous/Asynchronous Receiver/Transmitter) chip. The USART is individually programmable for operation in most synchronous or asynchronous serial data transmission formats (including IBM Bi-Sync).

In the synchronous mode the following are programmable:

- a. Character length,
- b. Sync character (or characters), and
- c. Parity.

In the asynchronous mode the following are programmable:

- a. Character length,
- b. Baud rate factor (clock divide ratios of 1, 16, or 64),
- c. Stop bits, and
- d. Parity.

In both the synchronous and asynchronous modes, the serial I/O port features half- or full-duplex, double buffered transmit and receive capability. In addition, USART error detection circuits can check for parity, overrun, and framing errors. The USART transmit and receive clock rates are supplied by a programmable baud rate/time generator. These clocks may optionally be supplied from an external source. The RS232C command lines, serial data lines, and signal ground lines are brought out to a 50-pin edge connector (J2) that mates with flat or round cable.

Three independent, fully programmable 16-bit interval timer/event counters are provided by an Intel 8253 Programmable Interval Timer (PIT). Each counter is capable of operating in either BCD or binary modes; two of these counters are available to the systems designer to generate accurate time intervals under software control. Routing for the outputs and gate/trigger inputs of two of these counters may be independently routed to the 8259A Programmable Interrupt Controller (PIC). The gate/trigger inputs of the two counters may be routed to I/O terminators associated with the 8255A PPI or as input connections from the 8255A PPI. The third counter is used as a programmable baud rate generator for the serial I/O port. In utilizing the iSBC 86/12A board, the systems designer simply configures, via software, each counter independently to meet system requirements. Whenever a given time delay or count is needed, software commands to the 8253 PIT select the desired function. The contents of each counter may be read at any time during system operation with simple operations for event counting applications, and special commands are included so that the contents of each counter can be read "on the fly".

The iSBC 86/12A board provides vectoring for bus vectored (BV) and non-bus vectored (NBV) inter-

rupts. An on-board Intel 8259A Programmable Interrupt Controller (PIC) handles up to eight NBV interrupts. By using external PIC's slaved to the on-board PIC (master), the interrupt structure can be expanded to handle and resolve the priority of up to 64 BV sources.

The PIC, which can be programmed to respond to edge-sensitive or level-sensitive inputs, treats each true input signal condition as an interrupt request. After resolving the interrupt priority, the PIC issues a single interrupt request to the CPU. Interrupt priorities are independently programmable under software control. The programmable interrupt priority modes are:

- a. Nested Priority. Each interrupt request has a fixed priority: input 0 is highest, input 7 is lowest.
- b. Fully Nested Priority. This mode is the same as nested mode, except that when a slave PIC is being serviced, it is not locked out from the master PIC priority logic and when exiting from the interrupt service routine, the software must check for pending interrupts from the slave PIC just serviced.
- c. Auto-Rotating Priority. Each interrupt request has equal priority. Each level, after receiving service, becomes the lowest priority level until the next interrupt occurs.
- d. Specific priority. Software assigns lowest priority. Priority of all other levels is in numerical sequence based on lowest priority.
- e. Special Mask. Interrupts at the level being serviced are inhibited, but all other levels of interrupts (higher and lower) are enabled.
- f. Poll. The CPU internal interrupt enable is disabled. Interrupt service is achieved by programmer initiative using a Poll command.

The CPU includes a non-maskable interrupt (NMI) and a maskable interrupt (INTR). The NMI interrupt is intended to be used for catastrophic events such as power outages that require immediate action of the CPU. The INTR interrupt is driven by the 8259A PIC which, on demand, provides an 8-bit identifier of the interrupting source. The CPU multiplies the 8-bit identifier by four to derive a pointer to the service routine for the interrupting device.

Interrupt requests may originate from 18 sources without the necessity of external hardware. Two jumper-selectable interrupt requests can be automatically generated by the Programmable Peripheral Interface (PPI) when a byte of information is ready to be transferred to the 8086 CPU (i.e., input buffer is full) or a byte of information has been transferred to a peripheral device (i.e., output buffer is empty). Two

jumper-selectable interrupt requests can be automatically generated by the USART when a character is ready to be transferred to the 8086 CPU (i.e., receive channel buffer is full) or when a character is ready to be transmitted (i.e., transmit channel data buffer is empty). A jumper-selectable interrupt request can be generated by two of the programmable counters and eight additional interrupt request lines are available to the user for direct interfaces to user-designated peripheral devices via the Multibus interface. One interrupt request line may be jumper routed directly from a peripheral via the parallel I/O driver/terminator section and one power fail interrupt may be input via auxiliary connector P2.

The iSBC 86/12A board includes the resources for supporting a variety of OEM system requirements. For those applications requiring additional processing capacity and the benefits of multiprocessing (i.e., several CPU's and/or controllers logically sharing systems tasks with communication over the Multibus interface), the iSBC 86/12A board provides full bus arbitration control logic. This control logic allows up to three bus masters (e.g., combination of iSBC 86/12A board, DMA controller, diskette controller, etc.) to share the Multibus interface in serial (daisy-chain) fashion or up to 16 bus masters to share the Multibus interface using an external parallel priority resolving network.

The Multibus interface arbitration logic operates synchronously with the bus clock, which is derived either from the iSBC 86/12A board or can be optionally generated by some other bus master. Data, however, is transferred via a handshake between the controlling master and the addressed slave module. This arrangement allows different speed controllers to share resources on the same bus, and transfers via the bus proceed asynchronously. Thus, the transfer speed is dependent on transmitting and receiving devices only. This design prevents slower master modules from being handicapped in their attempts to gain control of the bus, but does not restrict the speed at which faster modules can transfer data via the same bus. The most obvious applications for the master-slave capabilities of the bus are multiprocessor configurations, high-speed direct memory access (DMA) operations, and high-speed peripheral control, but are by no means limited to these three.

### 1-3. OPTIONAL RAM AND ROM/EPROM EXPANSION

Adding the optional iSBC 300 Multimodule RAM to the iSBC 86/12A board, allows the on-board RAM to be expanded by 32K (for an on-board total of 64K). If the optional iSBC 340 Multimodule EPROM is installed on the iSBC 86/12A board, the amount of



on-board ROM/EPROM can be expanded by 16k (for an on-board total of 32k). See appendix C for other EPROM expansion options. Appendix C also lists the PROM maps for the custom programmed PROMs.

**1-4. SYSTEM SOFTWARE DEVELOPMENT**

The development cycle of iSBC 86/12A Single Board Computer based products may be significantly reduced using an Intel Intellec Microcomputer Development System with the optional MDS-311 8086 Software Development package.

The MDS-311 8086 Software Development package includes Intel's high level programming language, PL/M 86. PL/M 86 provides the capability to program in a natural, algorithmic language and eliminates the need to manage register usage or allocate memory. PL/M 86 programs can be written in a much shorter time than assembly language programs for a given application.

**1-5. EQUIPMENT SUPPLIED**

The following are supplied with the iSBC 86/12A Single Board Computer:

- a. Schematic diagram, dwg. no. 143237
- b. Assembly drawing, dwg no. 1003052

**1-6. EQUIPMENT REQUIRED**

Because the iSBC 86/12A board is designed to satisfy a variety of applications, the user must purchase and install only those components required to satisfy his particular needs. A list of components required to configure all the intended applications of the iSBC 86/12A board is provided in table 2-1.

**1-7. SPECIFICATIONS**

Specifications of the iSBC 86/12A Single Board Computer are listed in table 1-1.

**Table 1-1. Specifications**

<b>WORD SIZE</b>	
Instruction:	8, 16, or 32 bits.
Data:	8/16 bits.
<b>INSTRUCTION CYCLE TIME:</b>	
	400 nanoseconds for fastest executable instruction (assumes instruction is in the queue).
	1.0 microseconds for fastest executable instruction (assumes instruction is not in the queue).
<b>MEMORY CAPACITY</b>	
On-board ROM/EPROM:	Up to 16K bytes; user installed in 2K, 4K or 8K byte increments or up to 32K bytes if iSBC 340 Multimodule EPROM option installed.
On-board Dynamic RAM:	32K bytes or 64K bytes if iSBC 300 Multimodule RAM option installed. Integrity maintained during power failure with user-furnished batteries.
Off-board Expansion:	Up to 1 megabyte of user-specified combination of RAM, ROM, and EPROM.
<b>MEMORY ADDRESSING</b>	
On-board ROM/EPROM:	FF000-FFFFFH (using 2758 EPROM's), FE000-FFFFFH (using 2316E ROM's or 2716 EPROM's), FC000-FFFFFH (using 2332A ROM's or 2732 EPROM's), and F8000-FFFFFH (if iSBC 340 Multimodule EPROM option installed).
On-board RAM: (CPU Access)	00000-07FFFFH, 00000-0FFFFFH (if iSBC 300 Multimodule RAM option installed).

Table 1-1. Specifications (Continued)

On-Board RAM:  
(Multibus Interface Access)

Jumpers and switches allow board to act as slave RAM device for access by another bus master. Addresses may be set within any 8K boundary of any 128K segment of the 1-megabyte system address space. Access is selectable for 8K, 16K, 24K, or 32K bytes.

Slave RAM Access:

Average; 1.5 microseconds

SERIAL COMMUNICATIONS

Synchronous:

5-, 6-, 7-, or 8-bit characters.  
Internal; 1 or 2 sync characters.  
Automatic sync insertion.

Asynchronous:

5-, 6-, 7-, or 8-bit characters.  
Break character generation.  
1, 1½, or 2 stop bits.  
False start bit detection.

Sample Baud Rate:

Frequency <sup>1</sup> (kHz, Software Selectable)	Baud Rate (Hz) <sup>2</sup>		
	Synchronous	Asynchronous	
		÷16	÷64
153.6	—	9600	2400
76.8	—	4800	1200
38.4	38400	2400	600
19.2	19200	1200	300
9.6	9600	600	150
4.8	4800	300	75
2.4	2400	150	—
1.76	1760	110	—

Notes:

1. Frequency selected by I/O writes of appropriate 16-bit frequency factor to Baud Rate Register.
2. Baud rates shown here are only a sample subset of possible software-programmable rates available. Any frequency from 18.75 Hz to 613.5 kHz may be generated utilizing on-board crystal oscillator and 16-bit Programmable Interval Timer (used here as frequency divider).

INTERVAL TIMER AND  
BAUD RATE GENERATOR

Input Frequency (selectable):

2.46 MHz ±0.1% (0.41 μsec period nominal),  
1.23 MHz ±0.1% (0.82 μsec period nominal), and  
153.6 kHz ±0.1% (6.5 μsec period nominal).

Output Frequencies:

Function	Single Timer		Dual Timers (Two Timers Cascaded)	
	Min.	Max.	Min.	Max.
Real-Time Interrupt Interval	1.63 μsec	427.1 msec	3.26 μsec	466.5 minutes
Rate Generator (Frequency)	2.342 Hz	613.5 kHz	0.000036 Hz	306.8 kHz

**Table 1-1. Specifications (Continued)**

8086 CPU CLOCK	5.0 MHz $\pm$ 0.1%.										
I/O ADDRESSING:	All communication to Parallel I/O and Serial I/O Ports, Timer, and Interrupt Controller is via read and write commands from on-board 8086 CPU. Refer to table 3-2.										
INTERFACE COMPATIBILITY Serial I/O:	<p>EIA Standard RS232C signals provided and supported:</p> <table border="0"> <tr> <td>Clear to Send</td> <td>Receive Data</td> </tr> <tr> <td>Data Set Ready</td> <td>Secondary Receive Data*</td> </tr> <tr> <td>Data Terminal Ready</td> <td>Secondary CTS*</td> </tr> <tr> <td>Request to Send</td> <td>Transmit Clock*</td> </tr> <tr> <td>Receive Clock</td> <td>Transmit Data</td> </tr> </table> <p>*Can support only one</p>	Clear to Send	Receive Data	Data Set Ready	Secondary Receive Data*	Data Terminal Ready	Secondary CTS*	Request to Send	Transmit Clock*	Receive Clock	Transmit Data
Clear to Send	Receive Data										
Data Set Ready	Secondary Receive Data*										
Data Terminal Ready	Secondary CTS*										
Request to Send	Transmit Clock*										
Receive Clock	Transmit Data										
Parallel I/O:	24 programmable lines (8 lines per port); one port includes bidirectional bus driver. IC sockets included for user installation of line drivers and/or I/O terminators as required for interface ports. Refer to table 2-1.										
INTERRUPTS:	8086 CPU includes non-maskable interrupt (NMI) and maskable interrupt (INTR). NMI interrupt is provided for catastrophic event such as power failure; NMI vector address is 00008. INTR interrupt is driven by on-board 8259A PIC, which provides 8-bit identifier of interrupting device to CPU. CPU multiplies identifier by four to derive vector address. Jumpers select interrupts from 18 sources without necessity of external hardware. PIC may be programmed to accommodate edge-sensitive or level-sensitive inputs.										
COMPATIBLE CONNECTORS/CABLES:	Refer to table 2-2 for compatible connector details. Refer to paragraphs 2-26 and 2-27 recommended types and lengths of I/O cables.										
ENVIRONMENTAL REQUIREMENTS Operating Temperature:	0° to 55°C (32° to 131°F).										
Relative Humidity:	To 90% without condensation.										
PHYSICAL CHARACTERISTICS											
Width:	30.48 cm (12.00 inches).										
Height:	17.15 cm (6.75 inches).										
Thickness:	1.78 cm (0.7 inch).										
Weight:	539 gm (19 ounces).										

Table 1-1. Specifications (Continued)

POWER REQUIREMENTS (MAXIMUM):				
CONFIGURATION	$V_{CC} = +5V \pm 5\%$	$V_{DD} = +12V \pm 5\%$	$V_{BB} = -5V \pm 5\%$	$V_{AA} = -12V \pm 5\%$
Without EPROM <sup>1</sup>	5.2A	350 mA	—	40 mA
RAM Only <sup>2</sup>	390 mA	40 mA	1.0 mA	—
With iSBC 530 <sup>3</sup>	5.2A	450 mA	—	40 mA
With 4K EPROM <sup>4</sup> (Using 2758)	5.5A	350 mA	—	40 mA
With 8K ROM <sup>4</sup> (Using 2316E)	6.1A	350 mA	—	40 mA
With 8K EPROM <sup>4</sup> (Using 2716)	5.5A	350 mA	—	40 mA
With 16K ROM <sup>4</sup> (Using 2332A)	5.4A	350 mA	—	40 mA
With 16K EPROM <sup>4</sup> (Using 2732)	5.4A	350 mA	—	40 mA
iSBC 300 Multimodule RAM	1 mA	24 mA	—	1 mA
iSBC 340 <sup>1</sup> Multimodule PROM	120 mA	—	—	—

Notes:

1. Does not include power required for optional ROM/EPROM, I/O drivers, and I/O terminators.
2. RAM chips powered via auxiliary power bus.
3. Does not include power for optional ROM/EPROM, I/O drivers, and I/O terminators. Power for the iSBC 530 TTY Adapter is supplied via serial port connector.
4. Includes power required for four ROM/EPROM chips, and I/O terminators installed for 16 I/O lines; all terminator inputs low.



## CHAPTER 2 PREPARATION FOR USE

### 2-1. INTRODUCTION

This chapter provides instructions for preparing the iSBC 86/12A Single Board Computer for use in the user-defined environment. It is advisable that the contents of Chapters 1 and 3 be fully understood before beginning the configuration and installation procedures provided in this chapter.

### 2-2. UNPACKING AND INSPECTION

Inspect the shipping carton immediately upon receipt for evidence of mishandling during transit. If the shipping carton is severely damaged or waterstained, request that the carrier's agent be present when the carton is opened. If the carrier's agent is not present when the carton is opened and the contents of the carton are damaged, keep the carton and packing material for the agent's inspection.

For repairs to a product damaged in shipment, contact the Intel MCSD Technical Support Center (see paragraph 5-4) to obtain a Return Authorization Number and further instructions. A purchase order will be required to complete the repair. A copy of the purchase order should be submitted to the carrier with your claim.

It is suggested that salvageable shipping cartons and packing material be saved for future use in the event the product must be reshipped.

### 2-3. INSTALLATION CONSIDERATIONS

The iSBC 86/12A board is designed for use in one of the following configurations:

- a. Standalone (single-board) system.
- b. Bus master in a single bus master system.
- c. Bus master in a multiple bus master system.

Important criteria for installing and interfacing the iSBC 86/12A board in these configurations are presented in the following paragraphs.

### 2-4. USER-FURNISHED COMPONENTS

The user-furnished components required to configure the iSBC 86/12A board for a particular application are listed in table 2-1. Various types and vendors of

the connectors specified in table 2-1 are listed in table 2-2.

### 2-5. POWER REQUIREMENT

The iSBC 86/12A board requires +5V, -5V, +12V, and -12V power. The -5V power, which is required for the dual port RAM and the iSBC 300 Multimodule RAM, can be supplied by the system -5V supply, an auxiliary battery, or by the on-board -5V regulator. (The -5V regulator operates from the system -12V supply.)

### 2-6. COOLING REQUIREMENT

The iSBC 86/12A board dissipates 451 gram-calories/minute (1.83 Btu/minute) and adequate circulation of air must be provided to prevent a temperature rise above 55°C (131°F). The System 80 enclosures and the Intellec System include fans to provide adequate intake and exhaust of ventilating air.

### 2-7. PHYSICAL DIMENSIONS

Physical dimensions of the iSBC 86/12A board are as follows:

- a. Width: 30.48 cm (12.00 inches).
- b. Height: 17.15 cm (6.75 inches).
- c. Thickness: 1.50 cm (0.59 inch).

### 2-8. COMPONENT INSTALLATION

Instructions for installing the user supplied ROM/EPROM, parallel I/O port line drivers and/or line terminators are given in the following paragraphs. When installing these chip components, be sure to orient pin 1 of the chip adjacent to the white dot located near pin 1 of the associated IC socket. The grid zone location on figure 5-1 (parts location diagram) is specified for each component chip to be installed.

Instructions for installing the optional iSBC 300 Multimodule RAM and the optional iSBC 340 Multimodule PROM are given in Appendix B.

## 2-9. ROM/EPROM CHIPS

IC sockets A28, A29, A46, and A47 (figure 5-1 zone C3) accommodate 24-pin ROM/EPROM chips. Because the CPU jumps to location FFFF0 on a power up or reset, the ROM/EPROM address space resides in the topmost portion of the 1-megabyte address space and must be loaded from the top down. IC sockets A29 and A47 accommodate the top of the ROM/EPROM address space and must always be loaded; IC sockets A28 and A46 accommodate the ROM/EPROM space directly below that installed in A29 and A47.

The low-order byte (bits 0-7) of ROM/EPROM must be installed in sockets A29 and A28; the high-order byte (bits 8-15) must be installed in sockets A47 and A46. Assuming that 2K bytes of EPROM are to be installed using two Intel 2758 chips, the chip containing the low-order byte must be installed in IC socket A29 and the chip containing the high-order byte must be installed in IC socket A47. In this configuration, the usable ROM/EPROM address space is FF800-FFFFFF. Two additional Intel 2758 chips may be installed later in IC sockets A28 and A46 and occupy the address space FF000-FF7FF. (Even addresses read the low-order bytes and odd addresses read the high-order bytes.)

The default (factory connected) jumpers and switch S1 are configured for 2K by 8-bit ROM/EPROM chips (e.g., two or four Intel 2716's). If different type chips are installed, reconfigure the jumpers and switch S1 as listed in table 2-4.

**2-10. NO WAIT OPTION.** When 2716-1, EPROMs or 2332 ROMs are installed, the jumper between posts E3-E4 can be installed. This eliminates the wait state for ROM/PROM read. If any other type of ROM or PROM is installed, the jumper must be removed (one wait state), which is the factory default wiring.

## 2-11. LINE DRIVERS AND I/O TERMINATORS

Table 2-3 lists the I/O ports and the location of associated 14-pin sockets for installing either line drivers or I/O terminators. (Refer to table 2-1 items 10 and 11.) Port C8 is factory equipped with Intel 8226 Bidirectional Bus Drivers and requires no additional components.

## 2-12. JUMPER/SWITCH CONFIGURATION

The iSBC 86/12A board includes a variety of jumper- and switch-selectable options to allow the user to configure the board for his particular application. Table 2-4 summarizes these options and lists the grid reference locations of the jumpers and switches as shown in figure 5-1 (parts location diagram) and figure 5-2 (schematic diagram). Because the schematic diagram consists of 11 sheets, grid references to figure 5-2 may be either four or five alphanumeric characters. For example, grid reference 3ZB7 signifies sheet 3 zone B7.

**Table 2-1. User-Furnished and Installed Components**

Item No.	Item	Description	Use
1	iSBC 604 Backplane	Modular Backplane and Cardcage. Includes four slots with bus terminators.	Provides power input pins and Multi-bus interface signal interface between iSBC 86/12A board and three additional boards in a multiple board system.
2	iSBC 614 Backplane	Modular Backplane and Cardcage. Includes four slots without bus terminators.	Provides four-slot extension of iSBC 604 backplane.
3	iSBC 300 Multimodule RAM	32K Multimodule RAM Board.	Provides the capability to expand the on-board RAM to 64K bytes using 2117's.

**Table 2-1. User-Furnished and Installed Components (Continued)**



Item No.	Item	Description		Use												
4	iSBC 340 Multimodule PROM	16K Multimodule EPROM Board.		Provides the capability to expand the on-board EPROM to 32K bytes using 2332A's or 2732's. See Appendix C for information on using 2716's or 2758's in place of the 2732's.												
5	Connector (mates with P1)	See Multibus interface Connector details in table 2-2.		Power inputs and Multibus interface signal interface. Not required if iSBC 86/12A board is installed in an iSBC 604/614 backplane.												
6	Connector (mates with P2)	See Auxiliary Connector details in table 2-2		Auxiliary backup battery and associated memory protect functions.												
7	Connector (mates with J1)	See Parallel I/O Connector details in table 2-2.		Interfaces parallel I/O port with Intel 8255A PPI.												
8	Connector (mates with J2)	See Serial I/O connector details in table 2-2.		Interfaces serial I/O port with Intel 8251A USART.												
9	ROM/EPROM Chips	Two or four each of the following types:  <table border="0" style="margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: center;"><u>ROM</u></td> <td style="text-align: center;">or</td> <td style="text-align: center;"><u>EPROM</u></td> </tr> <tr> <td style="text-align: center;">—</td> <td></td> <td style="text-align: center;">2758</td> </tr> <tr> <td style="text-align: center;">2316E</td> <td></td> <td style="text-align: center;">2716</td> </tr> <tr> <td style="text-align: center;">2332</td> <td></td> <td style="text-align: center;">2732</td> </tr> </table>		<u>ROM</u>	or	<u>EPROM</u>	—		2758	2316E		2716	2332		2732	Ultraviolet Erasable PROM (EPROM) for development. Masked ROM for dedicated program.
<u>ROM</u>	or	<u>EPROM</u>														
—		2758														
2316E		2716														
2332		2732														
10	Line Drivers	Type	Current	Interface parallel I/O ports CA and CC with Intel 8255A PPI. Requires two line driver IC's for each 8-bit parallel output port.												
		SN7403 I, OC SN7400 I SN7408 NI SN7409 NI, OC	16 mA 16 mA 16 mA 16 mA													
		Types selected as typical; I = inverting, NI = noninverting, and OC = open collector.														
11	Line Terminators	Intel iSBC 901 Divider or iSBC 902 Pull-Up:  		Interface parallel I/O ports CA and CC with Intel 8255A PPI. Requires two iSBC 901 Dividers or two iSBC 902 Pull-Ups for each 8-bit parallel input port.												
																

Table 2-2. User Furnished Connector Details

Function	Pins	Centers (inches)	Connector Type	Vendor	Vendor Part No.
Multibus Connector P1	43/86	0.156	Solder PCB	ELFAB VIKING	BS1562043PBB 2KH43/9AMK12
			Wire Wrap (no ears)	EDAC ELFAB	337-086-0540-201 BW1562D-43PBB
			Wire Wrap (with 0.128 mounting holes)	EDAC ELFAB	337-086-540-202 BW1562A-43PBB
Auxiliary Connector P2	30/60	0.100	Wire Wrap	EDAC ELFAB	345-060-524-802 BS1020A-30PBB
			With 0.128 mounting holes	TI VIKING	H421121-30 3KH30/9JNK
			No Ears	EDAC ELFAB	345-060-540-201 BW1020D3-PBB
Parallel Port	25/50	0.100	Flat Crimp	3M 3M AMP ANSLEY SAE	3415-001 (w/o ears) 3415-0000 (w/ears) 88083-1 609-5015 S06750 Series
			Soldered	GTE MASTERITE MICROPLASTICS VIKING	6AD01-25-1A1-DD NDD8GR25-DR-H-X MP-0100-25-DP-1 3KH25/9JN5
			Wire Wrap	VIKING TI ITT CANNON	3KH25/JND5 H421011-25 EC4A050A1A
Serial Port	13/26	0.100	PCB Soldered mounting holes	AMP EDAC	1-583715-1 345-026-520-202
			Flat Crimp	3M AMP	3462-0001 88373-5
			Soldered, pierced tail	EDAC	345-026-500-201
			Wire Wrap	EDAC	345-026-540-201
<b>Notes:</b>					
1. Connector heights are not guaranteed to conform to OEM equipment.					
2. Wire wrap pin lengths are not guaranteed to conform to OEM equipment.					
3. Connector numbering convention may not agree with board connector.					



**Table 2-3. Line Driver and I/O Terminator Locations**

	I/O Port	Bits	Driver/Terminator	Fig. 5-1 Grid Ref.	Fig. 5-2* Grid Ref.
8255A PPI Interface	C8	0-7	None Required	—	—
	CA	0-3	A12	ZD4	9ZA4
		4-7	A13	ZD4	9ZA4
	CC	0-3	A11	ZD5	9ZC4
		4-7	A10	ZD5	9ZB4

\*Figure 5-2 is the schematic diagram. Grid reference 9ZA4, for example, denotes sheet 9 zone A4.

**Table 2-4. Jumper and Switch Selectable Options**

Function	Fig. 5-1 Grid Ref.	Fig. 5-2 Grid Ref.	Description																						
ROM/EPROM Configuration	ZC2, ZC3, ZB6	6ZB3, 6ZC3, 6ZC7	<p>Jumpers E94 through E99 and switch S1 may be configured to accommodate the following ROM/EPROM chips:</p> <table border="1"> <thead> <tr> <th rowspan="2">ROM/EPROM Type</th> <th rowspan="2">Jumpers</th> <th colspan="2">Switch S1</th> </tr> <tr> <th>8</th> <th>7</th> </tr> </thead> <tbody> <tr> <td>2758</td> <td>E94-E95, E97-E98</td> <td>ON</td> <td>ON</td> </tr> <tr> <td>2316E/2716</td> <td>*E94-E96, *E97-E98</td> <td>*ON</td> <td>*OFF</td> </tr> <tr> <td>2332A/2732</td> <td>E94-E96, E97-E99</td> <td>OFF</td> <td>ON</td> </tr> <tr> <td>iSBC 340</td> <td>E94-E96, E97-E99</td> <td>OFF</td> <td>OFF</td> </tr> </tbody> </table> <p>Default jumpers and switch settings accommodate Intel 2316E/2716 chips. Disconnect existing configuration jumpers (if necessary) and reset switch S1 if reconfiguration is required.</p>	ROM/EPROM Type	Jumpers	Switch S1		8	7	2758	E94-E95, E97-E98	ON	ON	2316E/2716	*E94-E96, *E97-E98	*ON	*OFF	2332A/2732	E94-E96, E97-E99	OFF	ON	iSBC 340	E94-E96, E97-E99	OFF	OFF
ROM/EPROM Type	Jumpers	Switch S1																							
		8	7																						
2758	E94-E95, E97-E98	ON	ON																						
2316E/2716	*E94-E96, *E97-E98	*ON	*OFF																						
2332A/2732	E94-E96, E97-E99	OFF	ON																						
iSBC 340	E94-E96, E97-E99	OFF	OFF																						
No Wait Option	ZD6	2ZB6	Removing jumper* E3-E4 creates a wait state after ROM/PROM reads. If 2716-1,2 PROMs or 2332 ROMs are installed, the jumper can be added, eliminating the wait state.																						
Dual Port RAM (Multibus Interface Access)	ZB6	3ZB5, 3ZB7	The dual port RAM permits access by the local (on-board) CPU and any system bus master via the Multibus interface. For local CPU access, the dual port RAM address space is fixed beginning at location 00000. For access via the Multibus interface, one jumper and one switch can configure the dual port RAM on any 8K boundary within the 1-megabyte address space. Refer to paragraph 2-13 for configuration details.																						
Bus Clock	ZB7	10ZB2	Default jumper *E105-E106 routes Bus Clock signal BCLK/ to the Multibus interface. (Refer to table 2-9.) Remove this jumper <i>only</i> if another bus master supplies this signal.																						
Constant Clock	ZB7	10ZA2	Default jumper *E103-E104 routes Constant Clock signal CCLK/ to the Multibus interface. (Refer to table 2-9.) Remove this jumper <i>only</i> if another bus master supplies this signal.																						
Bus Priority Out	ZB7	3ZD3	Default jumper *E151-E152 routes Bus Priority Out signal BPRO/ to the Multibus interface. (Refer to table 2-9.) Remove this jumper <i>only</i> in those systems employing a parallel priority bus resolution scheme. (Refer to paragraph 2-24.)																						
Bus Arbitration	ZB7, ZB8	3ZD3, 3ZC4	Different combinations of CBRQ and ANYRQT control the operation of the 8289 Bus Arbiter. Table 2-13 lists the various configurations.																						
*= default jumper			(Continued)																						

Table 2-4. Jumper and Switch Selectable Options (Continued)

Function	Fig. 5-1 Grid Ref.	Fig. 5-2 Grid Ref.	Description
Auxiliary Backup Batteries	ZD3, ZB6, ZB5	1ZC7, 1ZC6	If auxiliary backup batteries are used to sustain the dual port RAM contents during ac power outages, remove default jumpers *W4(A-B), *W5(A-B), and *W6(A-B).
On-Board -5V Regulator	ZB6	1ZC6	The dual port RAM requires a -5V AUX input, which can be supplied by the system -5V supply, and auxiliary backup battery, or by the on-board -5V regulator. (The -5V regulator operates from the system -12V supply.) If a system -5V supply is available and auxiliary backup batteries are not used, disconnect default jumper *W5(A-B) and connect jumper W5 (B-C). If auxiliary backup batteries are used, disconnect default jumper *W5(A-B); do not connect W5(B-C).
Failsafe Timer	ZD6	2ZB6	If the on-board CPU addresses either a system or an on-board memory or I/O device and that device does not return an acknowledge signal, the CPU will hang up in a wait state. A failsafe timer is triggered during T1 of every machine cycle and, if not retriggered within 6.2 milliseconds, the resultant time-out pulse can be used to allow the CPU to exit the wait state. If this feature is desired, connect jumper E5-E6.
Timer Input Frequency	ZD3	7ZB4	Input frequencies to the 8253 Programmable Interval Timer are jumper selectable as follows:  <u>Counter 0 (TMR0 INTR)</u> E57-E58: 153.6 kHz. *E57-E56: 1.23 MHz. E57-E53: 2.46 MHz. E57-E62: External Clock to/from Port CC terminator/driver.
			<u>Counter 1 (TMR1 INTR)</u> *E59-E60: 153.6 kHz. E59-E56: 1.23 MHz. E59-E53: 2.46 MHz. E59-E62: External Clock to/from Port CC terminator/driver. E59-E61: Counter 0 output.  Jumper E59-E61 effectively connects Counter 0 and Counter 1 in series in which the output of Counter 0 serves as the input clock to Counter 1. This permits programming the clock rates to Counter 1 and thus provides longer TMR1 INTR intervals.
			<u>Counter 2 (8251A Baud Rate Clock)</u> E55-E58: 153.6 kHz. *E55-E54: 1.23 MHz. E55-E53: 2.46 MHz. E55-E62: External Clock to/from Port CC terminator/driver.
Priority Interrupts	—	Sheet 8	A jumper matrix provides a wide selection of interrupts to be interfaced to the 8086 CPU and the Multibus interface. Refer to paragraph 2-14 for configuration.
Serial I/O Port Configuration	—	Sheet 7	Jumper posts E38 through E52 are used to configure the 8251A USART as described in paragraph 2-15.
Parallel I/O Port Configuration	—	Sheet 9	Jumper posts E7 through E37 are used to configure the 8255A PPI as described in paragraph 2-16.
TEST/ Signal	ZD5	9ZB5	Imposes idle state on 8086 when high. Normal processing when low. Connect jumper post E12 to desired parallel port output bit.
*Default jumper connected at the factory.			

Study table 2-4 carefully while making reference to figures 5-1 and 5-2. If the default (factory configured) jumpers and switch settings are appropriate for a particular function, no further action is required for that function. If, however, a different configuration is required, reconfigure the switch settings and/or remove the default jumper(s) and install an optional jumper(s) as specified. For most options, the information in table 2-4 is sufficient for proper configuration. Additional information, where necessary for clarity, is described in subsequent paragraphs.

### 2-13. RAM ADDRESSES (MULTIBUS INTERFACE ACCESS)

The dual port RAM can be shared with other bus masters via the Multibus interface. One jumper wire connected between a selected pair of jumper posts (E113 through E128) places the dual port RAM in one of eight 128K byte segments of the 1-megabyte address space. Switch S1 is a dual-inline package (DIP) composed of eight individual single-pole, single-throw switches. (Two of these individual switches are used for ROM/EPROM configuration.) Two switches on S1 (6-11 and 5-12) are configured to allow 8K, 16K, 24K, or 32K bytes of dual port RAM to be accessed. Four switches on S1 (1-16, 2-15, 3-14, and 4-13) are configured to displace the addresses from the top of the selected 128K byte segment of memory.

Figure 2-1 provides an example of 8K bytes of dual port RAM being made accessible from the Multibus interface and how the addresses are established. Note in figure 2-1 that the Multibus interface accesses the dual port RAM from the top down. Thus, as shown for 8K byte access via the Multibus interface, the bottom 24K bytes of the iSBC 86/12A board on-board RAM is reserved strictly for on-board CPU access.

Figure 2-1A shows the access with the iSBC 300 RAM module installed. Dual port RAM must be configured on 16K boundaries when the iSBC 300 board is installed. Always observe the IMPORTANT note in figure 2-1 in that the address space intended for Multibus interface access of the dual port RAM must not cross a 128K boundary.

If it is desired to reserve all the dual port RAM strictly for local CPU access, connect jumper E112-E114.

### 2-14. PRIORITY INTERRUPTS

Table 2-5 lists the source (from) and destination (to) of the priority interrupt jumper matrix shown in figure 5-2 sheet 8. The INTR output of the on-board Intel 8259A Programmable Interrupt Controller (PIC) is applied directly to the INTR input of the 8086 CPU. The on-board PIC, which handles up to eight

vectored priority interrupts, provides the capability to expand the number of priority interrupts by cascading each interrupt line with another 8259A PIC. Figure 2-2 shows, as an example, the on-board PIC (master) with two slave PIC's interfaced by the Multibus interface. This arrangement leaves the master PIC with six inputs (IR2 through IR7) that can be used to handle the various on-board interrupt functions.

The master/slave PIC arrangement illustrated in figure 2-2 is implemented by programming the master PIC to handle IR0 and IR1 as bus vectored interrupt inputs. For example, if the Multibus interface INT3/ line is driven low by slave PIC 1, the master PIC will let slave PIC 1 send the vector address to the 8086 CPU.

Each interrupt input (IR0 through IR7) to the master PIC can be individually programmed to be a non-bus vectored (NBV) interrupt (the master PIC generates the restart address) or bus vectored (BV) interrupt (the slave PIC generates the restart address). Thus, the master PIC can handle eight on-board or single Multibus interface interrupt lines (an interrupt line that is not driven by a slave PIC) or up to 64 interrupts with the implementation of slave PIC's.

The iSBC 86/12A board can also generate an interrupt to another interrupt handler via the Multibus interface. This is accomplished by using one of the bits of the 8255A PPI to drive the BUS INTR OUT signal. (The BUS INTR OUT signal is ground-true at jumper post E142 as footnoted in table 2-5.)

Default jumper E87-E89 grounds the NMI (non-maskable interrupt) input to the CPU to prevent the possibility of false interrupts being generated by noise spikes. Since the NMI is not maskable, cannot be disabled by the program, and has the highest priority, it should only be used to detect a power failure. For this purpose, disconnect default jumper E87-E89 and connect E86-E89. The Power Fail Interrupt (PFIN/) is an externally generated signal that is input via auxiliary connector P2. (Refer to paragraph 2-25.)

### 2-15. SERIAL I/O PORT CONFIGURATION

Table 2-6 lists the signals, signal functions, and the jumpers required (if necessary) to input or output a particular signal to or from the serial I/O port (Intel 8251A USART).




Figure 2-1. Dual Port RAM Address Configuration (Multibus™ Interface Access)





Figure 2-1A. Dual Port RAM Address Configuration With iSBC 300 RAM Module Installed

**Table 2-5. Priority Interrupt Jumper Matrix**

Interrupt Request From			Interrupt Request To			
Source	Signal	Post	Device	Signal	Post	
Multibus Interface (2)	INT0/ (1)	E73	Multibus Interface (2)	INT0/ (4)	E141	
	INT1/ (1)	E72		INT1/ (4)	E140	
	INT2/ (1)	E71		INT2/ (4)	E139	
	INT3/ (1)	E70		INT3/ (4)	E138	
	INT4/ (1)	E69		INT4/ (4)	E137	
	INT5/ (1)	E68		INT5/ (4)	E136	
	INT6/ (1)	E66		INT6/ (4)	E135	
	INT7/ (1)	E65		INT7/ (4)	E134	
External Via J1-50 Power Fail Logic Via P2-19 Failsafe Timer	EXT INT0/ (1)	E67	8259A PIC (6)	IR0 (5)	E81	
	PFIN/ (1)	E86		IR1 (5)	E80	
	TIME OUT INTR (1)	E88		IR2 (5)	E79	
8255A PPI Port A (Port C8) Port B (Port CA) Any Unused Bit	PA INTR (1)	E84		IR3 (5)	E78	
	PB INTR (1)	E85		IR4 (5)	E77	
	BUS INTR OUT (3) (9)			E142	IR5 (5)	E76
					IR6 (5)	E75
8251A USART Trans Buffer Empty Rec Buffer Empty	51TX INTR (1)	E90	8086 CPU	NMI (7)	E89	
	51RX INTR (1)	E82		INTR (8)	—	
8253 PIT Timer 0 Out Timer 1 Out	TMR0 INTR (1)	E83				
	TMR1 INTR (1)	E91				

**NOTES:**

- (1) Signal is positive-true at associated jumper post. (Must use 8259A in edge triggered mode.)
- (2) INT0/ is highest priority; INT7/ is lowest priority.
- (3) Signal is ground-true at associated jumper post.
- (4) Requires ground-true signal at associated jumper post.
- (5) Requires positive-true signal at associated jumper post.
- (6) IR0 is highest priority; IR7 is lowest priority.
- (7) Default jumper E87-E89 disables (grounds) input. The NMI input is highest priority, non-maskable, and is both level and edge sensitive.
- (8) INTR is connected directly to output of 8259A PIC.
- (9) Used to generate an interrupt on Multibus interface.



**Figure 2-2. Simplified Master/Slave PIC Interconnect Example**

**Table 2-6. Serial I/O Connector J2 Pin Assignments Vs Configuration Jumpers**

Pin <sup>1,2</sup>	Signal	Function	Jumper In	Jumper Out
2	CHASSIS GND	Protective ground	E63-E64	—
4	TRANSMITTER DATA	8251A RXD in	—	—
5	SEC REC SIG <sup>2</sup>	Same as 8251A TXC in or 8255A STXD out (Note 3)	E48-E49, E45-E46 E49-E50, E45-E46	— —
6	RECEIVER DATA	8251A TXD out	—	—
7	REC SIG ELE TIMING	8251A RXC in (Note 4) 8251A TXC in (Note 4)	*E39-E40 *E42-E43	E38-E39 E41-E42
8	RQT TO SEND	8251A CTS in (Note 5)	—	—
10	CLEAR TO SEND	8251A RTS out (Note 5)	—	—
12	DATA SET RDY	8251A DTR out	—	—
13	DATA TERMINAL RDY	8251A DSR in	—	—
14	GND	Ground	—	—
19	-12V	-12V out	—	W3A-B
21	TRANS SIG ELE TIMING <sup>2</sup>	Same as 8251A TXC in or 8255A STXD out (Note 3)	E48-E49, E44-E45 E49-E50, E44-E45	— —
22	+12V	+12V out	—	W2A-B
23	+5V	+5V out	—	W1A-B
25	GND	Ground	—	—
26	SEC CTS <sup>2</sup>	Same as 8251A TXC in or 8255A STXD out (Note 3)	E48-E49, E45-E47 E49-E50, E45-E47	— —

**NOTES:**

1. All odd-numbered pins \*1, 3, 5, . . . 25) are on component side of the board. Pin 1 is the right-most pin when viewed from the component side of the board with the extractors at the top.
  2. Only one of these signal outputs (pin 5, 21, or 26) may be selected.
  3. Optional jumper selected output of 8255A PPI. Refer to figure 5-2 sheet 9.
  4. Default jumpers \*E39-E40 and \*E42-E43 connect 8253 CTR2 output to 8251A RXC and TXC inputs, respectively. See Timer Input Frequency (Counter 2) in table 2-4.
  5. For those applications without CTS capability, connect jumper E51-E52. This routes 8251A RTS output to 8251A CTS input.
  6. Cable connector numbering convention may not agree with board connector numbering convention.
- \* Default jumpers connected at the factory.

**2-16. PARALLEL I/O PORT CONFIGURATION**

Table 2-7 lists the jumper configuration for three parallel I/O ports. Note that each of the three ports (C8, CA, and CC) can be configured in a variety of ways to suit the individual requirement.



Always turn off the system power supply before installing or removing any board from the backplane. Failure to observe this precaution can cause damage to the board.

**2-17. MULTIBUS INTERFACE CONFIGURATION**

For systems applications, the iSBC 86/12A board is designed for installation in a standard Intel iSBC 604/614 Modular Backplane and Cardcage. (Refer to table 2-1 items 1 and 2.) Alternatively, the iSBC 86/12A board can be interfaced to a user-designed system backplane by means of an 86-pin connector. (Refer to table 2-1 item 5.) Multibus interface signal characteristics and methods of implementing a serial or parallel priority resolution scheme for resolving bus contention in a multiple bus master system are described in the following paragraphs.

**2-18. SIGNAL CHARACTERISTICS**

As shown in figure 1-1, connector P1 interfaces the iSBC 86/12A board to the Multibus interface. Connector P1 pin assignments are listed in table 2-8 and descriptions of the signal functions are provided in table 2-9.

The dc characteristics of the iSBC 86/12A board bus interface signals are provided in table 2-10. The ac characteristics of the iSBC 86/12A board when operating in the master mode and slave mode are provided in tables 2-11 and 2-12, respectively. Bus exchange timing diagrams are provided in figures 2-3 and 2-4.

**Table 2-7. Parallel I/O Port Configuration Jumpers**

Port	Mode	Driver (D)/ Terminator (T)	Jumper Configuration			Restrictions	
			Delete	Add	Effect	Port	
C8	0 Input	8226: A8, A9	*E21-E25	E24-E25	8226 = input enabled.	CA	None; can be in mode 0 or 1, input or output.
						CC	None; can be in Mode 0, input or output, unless Port CA is in Mode 1.
C8	0 Output (latched)	8226: A8, A9		*E21-E25	8226 = output enabled.	CA	None; can be in Mode 0 or 1, input or output.
						CC	None; can be in Mode 0, input or output, unless Port CA is in Mode 1.
C8	1 Input (strobed)	8226: A8, A9 T: A10 D: A11	*E21-E25	E24-E25	8226 = input enabled.	CA	None; can be in Mode 0 or 1, input or output.
				*E15-E16		Connects J1-26 to STB <sub>A</sub> / input.	
			*E19-E20 and *E32-E33	E19-E33	Connects IBF <sub>A</sub> output to J1-18.		
				E22-E32	Connects INT <sub>A</sub> output to interrupt matrix.		
C8	1 Output (latched)	8226: A8, A9 T: A10 D: A11		*E21-E25	8226 = output enabled.	CA	None; can be in Mode 0 or 1, input or output.
				*E17-E18		Connects J1-30 to ACK <sub>A</sub> / input.	
			*E32-E33 and *E13-E14	E13-E33	Connects OBF <sub>A</sub> output to J1-18.		
				E22-E32	Connects INT <sub>A</sub> output to interrupt matrix.		

\*Default jumper connected at the factory.



Table 2-7. Parallel I/O Port Configuration Jumpers (Continued)

Port	Mode	Driver (D)/ Terminator (T)	Jumper Configuration			Port	Restrictions	
			Delete	Add	Effect			
C8	2 (bidirectional)	8226: A8, A9 T: A10 D: A11	*E21-E25	E17-E25	Allows ACK <sub>A</sub> / input to control 8226 in/out direction.	CA	None; can be in Mode 0 or 1, input or output.	
				*E15-E16	Connects J1-26 to STB <sub>A</sub> / input.	CC	Port CC bits perform the following:  <ul style="list-style-type: none"> <li>● Bit 0 — Can only be used for jumper option (see figure 5-2 zone 9ZC6).</li> <li>● Bits 1, 2— Can be used for input or output if Port CC is in Mode 0.</li> <li>● Bit 3 — Port C8 Interrupt (PA INTR) to interrupt jumper matrix.</li> <li>● Bit 4 — Port C8 Strobe (STB/) input.</li> <li>● Bit 5 — Port C8 Input Buffer Full (IBF) output.</li> <li>● Bit 6 — Port C8 Acknowledge (ACK/) input.</li> <li>● Bit 7 — Port C8 Output Buffer Full (OBF/) output.</li> </ul>	
			*E19-E20 and *E26-E27	E19-E27	Connects IBF <sub>A</sub> output to J1-24.			
				*E17-E18	Connects J1-30 to ACK <sub>A</sub> / input.			
			*E13-E14 and *E32-E33	E13-E33	Connects OBF <sub>A</sub> / output to J1-18.			
	E22-E32	Connects INT <sub>A</sub> output to interrupt matrix.						
CA	0 Input	T: A12, A13	None	None		C8	None.	
						CC	None; Port CC can be in Mode 0, input or output, if Port C8 is also in Mode 0.	
CA	0 Output (latched)	D: A12, A13	None	None		C8	None	
						CC	None; Port CC can be in Mode 0, input or output, if Port C8 is also in Mode 0.	
CA	1 Input (strobed)	T: A10, A12, A13 D: A11		*E28-E29	Connects IBF <sub>B</sub> output to J1-22.	C8	None.	
				*E13-E14 and *E30-E31	E14-E30	Connects J1-32 to STB <sub>B</sub> / input.	CC	Port CC bits perform the following:  <ul style="list-style-type: none"> <li>● Bit 0 — Port CA Interrupt (PB INTR) to interrupt jumper matrix.</li> <li>● Bit 1 — Port CA Input Buffer Full (IBF) output.</li> <li>● Bit 2 — Port CA Strobe (STB/) input.</li> </ul>
					E26-E34	Connects INT <sub>B</sub> output to interrupt matrix.		
*Default jumper connected at the factory.								

**Table 2-7. Parallel I/O Port Configuration Jumpers (Continued)**

Port	Mode	Driver (D) Terminator (T)	Jumper Configuration			Port	Restrictions
			Delete	Add	Effect		
							<ul style="list-style-type: none"> <li>• Bit 3 — If Port C8 is in Mode 0, bit 3 can be input or output. Otherwise, bit 3 is reserved.</li> <li>• Bits 4, 5 — Depends on Port C8 mode.</li> <li>• Bits 6, 7 — Input or output (both must be in same direction).</li> </ul>
CA	1 Output (latched)	T: A10 D: A11, A12 A13		*E28-E29	Connects OBF <sub>B</sub> / output output J1-22.	C8	None.
			*E13-E14 and *E30-E31	E14-E30	Connects J1-32 to ACK <sub>B</sub> / input.	CC	Port CC bits perform the following: <ul style="list-style-type: none"> <li>• Bit 0 — Port CA interrupt (PB INTR) to interrupt jumper matrix.</li> <li>• Bit 1 — Port CA Output Buffer Full (OBF/) output.</li> <li>• Bit 2 — Port CA Acknowledge (ACK/) input.</li> <li>• Bit 3 — If Port C8 is in Mode 0, bit 3 can be input or output. Otherwise, bit 3 is reserved.</li> <li>• Bits 4, 5 — Input or output (both must be in same direction).</li> <li>• Bit 6, 7 — Depends on Port C8 mode.</li> </ul>
			*E26-E27	E26-E34	Connects INT <sub>B</sub> output to interrupt matrix.		
CC (upper)	0 Input	T: A10	None	*E15-E16 *E19-E20 *E17-E18 *E13-E14	Connects bit 4 to J1-26. Connects bit 5 to J1-28. Connects bit 6 to J1-30. Connects bit 7 to J1-32.	C8	Port C8 must be in Mode 0 for all four bits to be available.
						CA	Port CA must be in Mode 0 for all four bits to be available.
CC (lower)	0 Input	T: A11	None	*E26-E27 *E28-E29 *E30-E31 *E32-E33	Connects bit 0 to J1-24. Connects bit 1 to J1-22. Connects bit 2 to J1-20. Connects bit 3 to J1-18.	C8	Port C8 must be in Mode 0 for all four bits to be available.
						CA	Port CA must be in Mode 0 for all four bits to be available.
CC (upper)	0 Output (latched)	D: A10	None	Same as for Port CC (upper) mode 0 Input.		C8	Same as for Port CC (upper) Mode 0 Input.
CC (lower)	0 Output (latched)	D: A11	None	Same as for Port CC (lower) Mode 0 Input.		CC	Same as for Port CC (lower) Mode 0 Input.
*Default jumper connected at the factory.							

Table 2-8. Multibus™ Interface Connector P1 Pin Assignments

	PIN <sup>1,2</sup>	(COMPONENT SIDE)		PIN <sup>1,2</sup>	(CIRCUIT SIDE)	
		MNEMONIC	DESCRIPTION		MNEMONIC	DESCRIPTION
POWER SUPPLIES	1	GND	Signal GND	2	GND	Signal GND
	3	+5V	+5Vdc	4	+5V	+5Vdc
	5	+5V	+5Vdc	6	+5V	+5Vdc
	7	+12V	+12Vdc	8	+12V	+12Vdc
	9	-5V	-5Vdc	10	-5V	-5Vdc
	11	GND	Signal GND	12	GND	Signal GND
BUS CONTROLS	13	BCLK/	Bus Clock	14	INIT/	Initialize
	15	BPRN/	Bus Priority In	16	BPRO/	Bus Priority Out
	17	BUSY/	Bus Busy	18	BREQ/	Bus Request
	19	MRDC/	Mem Read Cmd	20	MWTC/	Mem Write Cmd
	21	IORC/	I/O Read Cmd	22	IOWC/	I/O Write Cmd
	23	XACK/	XFER Acknowledge	24	INH1/	Inhibit 1 disable RAM
BUS CONTROLS AND ADDRESS	25	LOCK/	Dual Port Lock	26	INH2/	Inhibit 2 disable ROM
	27	BHEN/	Byte High Enable	28	AD10/	Address Bus
	29	CBRQ/	Common Bus Request	30	AD11/	
	31	CCLK/	Constant Clk	32	AD12/	
	33	INTA/	Interrupt Acknowledge	34	AD13/	
INTERRUPTS	35	INT6/	Parallel Interrupt Requests	36	INT7/	Parallel Interrupt Requests
	37	INT4/		38	INT5/	
	39	INT2/		40	INT3/	
	41	INT0/		42	INT1/	
ADDRESS	43	ADRE/	Address Bus	44	ADRF/	Address Bus
	45	ADRC/		46	ADRD/	
	47	ADRA/		48	ADRB/	
	49	ADR8/		50	ADR9/	
	51	ADR6/		52	ADR7/	
	53	ADR4/		54	ADR5/	
	55	ADR2/		56	ADR3/	
	57	ADR0/		58	ADR1/	
DATA	59	DATE/	Data Bus	60	DATF/	Data Bus
	61	DATC/		62	DATD/	
	63	DATA/		64	DATB/	
	65	DAT8/		66	DAT9/	
	67	DAT6/		68	DAT7/	
	69	DAT4/		70	DAT5/	
	71	DAT2/		72	DAT3/	
	73	DAT0/		74	DAT1/	
POWER SUPPLIES	75	GND	Signal GND	76	GND	Signal GND
	77		Reserved	78		Reserved
	79	-12V	-12Vdc	80	-12V	-12Vdc
	81	+5V	+5Vdc	82	+5V	+5Vdc
	83	+5V	+5Vdc	84	+5V	+5Vdc
	85	GND	Signal GND	86	GND	Signal GND

1. All odd-numbered pins (1, 3, 5 . . . 85) are on component side of the board. Pin 1 is the left-most pin when viewed from the component side of the board with the extractors at the top. All unassigned pins are reserved.

**Table 2-9. Multibus™ Interface Signal Functions**

Signal	Functional Description
ADR0/-ADRF/ ADR10/-ADR13/	<i>Address.</i> These 20 lines transmit the address of the memory location or I/O port to be accessed. For memory access, ADR0/ (when active low) enables the even byte (DAT0/-DAT7/) on the Multibus interface; i.e., ADR0/ is active low for all even addresses. ADR13/ is the most significant address bit.
BCLK/	<i>Bus Clock.</i> Used to synchronize the bus contention logic on all bus masters. When generated by the iSBC 86/12A board, BCLK/ has a period of 108.5 nanoseconds (9.22 MHz) with a 35-65 percent duty cycle.
BHEN/	<i>Byte High Enable.</i> When active low, enables the odd byte (DAT8/-DATF/) onto the Multibus interface.
BPRN/	<i>Bus Priority In.</i> Indicates to a particular bus master that no higher priority bus master is requesting use of the bus. BPRN/ is synchronized with BCLK/.
BPRO/	<i>Bus Priority Out.</i> In serial (daisy chain) priority resolution schemes, BPRO/ must be connected to the BPRN/ input of the bus master with the next lower bus priority.
BREQ/	<i>Bus Request.</i> In parallel priority resolution schemes, BREQ/ indicates that a particular bus master requires control of the bus for one or more data transfers. BREQ/ is synchronized with BCLK/.
BUSY/	<i>Bus Busy.</i> Indicates that the bus is in use and prevents all other bus masters from gaining control of the bus. BUSY/ is synchronized with BCLK/.
CBRQ/	<i>Common Bus Request.</i> Indicates that a bus master wishes control of the bus but does not presently have control. As soon as control of the bus is obtained, the requesting bus controller raises the CBRQ/ signal.
CCLK/	<i>Constant Clock.</i> Provides a clock signal of constant frequency for use by other system modules. When generated by the iSBC 86/12A board, CCLK/ has a period of 108.5 nanoseconds (9.22 MHz) with a 35-65 percent duty cycle.
DAT0/-DATF/	<i>Data.</i> These 16 bidirectional data lines transmit and receive data to and from the addressed memory location or I/O port. DATF/ is the most-significant bit. For data word operations, DAT0/-DAT7/ is the lower byte and DAT8/-DATF/ is the upper byte.
INH1/	<i>Inhibit RAM.</i> For system applications, allows iSBC 86/12A board dual port RAM addresses to be overlaid by ROM/PROM or memory mapped I/O devices. This signal has no effect on local CPU access of its dual port RAM.
INIT/	<i>Initialize.</i> Resets the entire system to a known internal state.
INTA/	<i>Interrupt Acknowledge.</i> This signal is issued in response to an interrupt request.
INT0/-INT7/	<i>Interrupt Request.</i> These eight lines transmit Interrupt Requests to the appropriate interrupt handler. INT0 has the highest priority.
IORC/	<i>I/O Read Command.</i> Indicates that the address of an I/O port is on the Multibus interface address lines and that the output of that port is to be read (placed) onto the Multibus interface data lines.
IOWC/	<i>I/O Write Command.</i> Indicates that the address of an I/O port is on the Multibus interface address lines and that the contents on the Multibus interface data lines are to be accepted by the addressed port.
MRDC/	<i>Memory Read Command.</i> Indicates that the address of a memory location is on the Multibus interface address lines and that the contents of that location are to be read (placed) on the Multibus interface data lines.
MWTC/	<i>Memory Write Command.</i> Indicates that the address of a memory location is on the Multibus interface address lines and that the contents on the Multibus interface data lines are to be written into that location.
XACK/	<i>Transfer Acknowledge.</i> Indicates that the addressed memory location has completed the specified read or write operation. That is, data has been placed onto or accepted from the Multibus interface data lines.

Table 2-10. iSBC 86/12A™ Board DC Characteristics

Signals	Symbol	Parameter Description	Test Conditions	Min.	Max.	Units		
AACK/, XACK/	V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 16 mA	2.0	.04	V		
	V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -3 mA			V		
	V <sub>IL</sub>	Input Low Voltage				V		
	V <sub>IH</sub>	Input High Voltage		2.0	0.8	V		
	I <sub>IL</sub>	Input Current at Low V	V <sub>IN</sub> = 0.4V		-2.2	mA		
	I <sub>IH</sub>	Input Current at High V	V <sub>IN</sub> = 2.4V		-1.4	mA		
	*C <sub>L</sub>	Capacitive Load			15	pF		
ADR0/-ADRF/ ADR10/-ADR13/	V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 32 mA	2.4	0.55	V		
	V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = 3 mA			V		
	V <sub>IL</sub>	Input Low Voltage				V		
	V <sub>IH</sub>	Input High Voltage		2.0	0.8	V		
	I <sub>IL</sub>	Input Current at Low V	V <sub>IN</sub> = 0.45V		-0.50	mA		
	I <sub>IH</sub>	Input Current at High V	V <sub>IN</sub> = 5.25V		50	μA		
	I <sub>LH</sub>	Output Leakage High	V <sub>O</sub> = 5.25V		-0.50	mA		
	I <sub>LL</sub>	Output Leakage Low	V <sub>O</sub> = 0.45V		-0.50	mA		
	*C <sub>L</sub>	Capacitive Load			18	pF		
BCLK/	V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 59.5 mA	2.7	0.5	V		
	V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -3 mA			V		
	V <sub>IL</sub>	Input Low Voltage				V		
	V <sub>IH</sub>	Input High Voltage		2.0	0.8	V		
	I <sub>IL</sub>	Input Current at Low V	V <sub>IN</sub> = 0.45V		-0.5	mA		
	I <sub>IH</sub>	Input Current at High V	V <sub>IN</sub> = 5.25V		40	μA		
	*C <sub>L</sub>	Capacitive Load			15	pF		
BHEN/	V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 16 mA	2.4	0.4	V		
	V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.0 mA			V		
	V <sub>IL</sub>	Input Low Voltage				V		
	V <sub>IH</sub>	Input High Voltage		2.0	0.8	V		
	I <sub>IL</sub>	Input Current at Low V	V <sub>IN</sub> = 0.4V		1.6	mA		
	I <sub>IH</sub>	Input Current at High V	V <sub>IN</sub> = 2.4V		40	μA		
	*C <sub>L</sub>	Capacitive Load			15	pF		
BPRN/	V <sub>IL</sub>	Input Low Voltage		2.0	0.8	V		
	V <sub>IH</sub>	Input High Voltage				V		
	I <sub>IL</sub>	Input Current at Low V	V <sub>IN</sub> = 0.4V		-0.5	mA		
	I <sub>IH</sub>	Input Current at High V	V <sub>IN</sub> = 5.25V		50	μA		
	*C <sub>L</sub>	Capacitive Load			18	pF		
BPRO/	V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 5.0 mA	2.4	0.45	V		
	V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -0.4 mA			V		
	*C <sub>L</sub>	Capacitive Load				15	pF	
BREQ/	V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 50 mA	2.4	0.45	V		
	V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -0.4 mA			V		
	*C <sub>L</sub>	Capacitive Load				10	pF	
BUSY/, CBRQ/, INTROUT/ (OPEN COLLECTOR)	V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 20 mA	2.4	0.45	V		
	V <sub>IL</sub>	Input Low Voltage				0.4	V	
	V <sub>IH</sub>	Input High Voltage					V	
	I <sub>IL</sub>	Input Current at Low V	V <sub>IN</sub> = 0.45V				-0.5	mA
	I <sub>IH</sub>	Input Current at High V	V <sub>IN</sub> = 5.25V				40	μA
	*C <sub>L</sub>	Capacitive Load					20	pF

Table 2-10. iSBC 86/12A™ Board DC Characteristics (Continued)

Signals	Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
CCLK/	V <sub>OL</sub> V <sub>OH</sub> *C <sub>L</sub>	Output Low Voltage Output High Voltage Capacitive Load	I <sub>OL</sub> = 60 mA I <sub>OH</sub> = -3 mA	2.7	0.5 15	V V pF
DAT0/-DATF/	V <sub>OL</sub> V <sub>OH</sub> V <sub>IL</sub> V <sub>IH</sub> I <sub>IL</sub> I <sub>LH</sub> *C <sub>L</sub>	Output Low Voltage Output High Voltage Input Low Voltage Input High Voltage Input Current at Low V Output Leakage High Capacitive Load	I <sub>OL</sub> = 32 mA I <sub>OH</sub> = -5 mA V <sub>IN</sub> = 0.45V V <sub>O</sub> = 5.25V	2.4 2.0	0.45 0.80 -0.20 100 18	V V V V mA μA pF
INH1/	V <sub>IL</sub> V <sub>IH</sub> I <sub>IL</sub> I <sub>IH</sub> *C <sub>L</sub>	Input Low Voltage Input High Voltage Input Current at Low Input Current at High Capacitive Load	V <sub>IN</sub> = 0.5V V <sub>IN</sub> = 2.7V	2.0	0.8 -2.0 50 18	V V mA μA pF
INIT/ (SYSTEM RESET)	V <sub>OL</sub> V <sub>OH</sub> V <sub>IL</sub> V <sub>IH</sub> I <sub>IL</sub> I <sub>IH</sub> *C <sub>L</sub>	Output Low Voltage Output High Voltage Input Low Voltage Input High Voltage Input Current at Low V Input Current at High V Capacitive Load	I <sub>OL</sub> = 44 mA OPEN COLLECTOR V <sub>IN</sub> = 0.4V V <sub>IN</sub> = 2.4V	2.0	0.4 0.8 -4.2 -1.4 15	V V V V mA mA pF
INT0 -INT7	V <sub>IL</sub> V <sub>IH</sub> I <sub>IL</sub> I <sub>IH</sub> *C <sub>L</sub>	Input Low Voltage Input High Voltage Input Current at Low V Input Current at High V Capacitive Load	V <sub>IN</sub> = 0.4V V <sub>IN</sub> = 2.4V	2.0	0.8 -1.6 40 18	V V mA μA pF
IORC/. IOWC/	V <sub>OL</sub> V <sub>OH</sub> I <sub>LH</sub> I <sub>LL</sub> *C <sub>L</sub>	Output Low Voltage Output High Voltage Output Leakage High Output Leakage Low Capacitive Load	I <sub>OL</sub> = 32 mA I <sub>OH</sub> = -5 mA V <sub>O</sub> = 5.25V V <sub>O</sub> = 0.45V	2.4	0.45 100 -100 15	V V μA μA pF
INTA/, MRDC/ MWTC/	V <sub>OL</sub> V <sub>OH</sub> V <sub>IL</sub> V <sub>IH</sub> I <sub>IL</sub> I <sub>IH</sub> *C <sub>L</sub>	Output Low Voltage Output High Voltage Input Low Voltage Input High Voltage Input Current at Low V Input Current at High V Capacitive Load	I <sub>OL</sub> = 30 mA I <sub>OH</sub> = -5 mA V <sub>IN</sub> = 0.45V V <sub>IN</sub> = 5.25	2.4 2.0	0.45 0.95 -2.0 1000 25	V V V V mA μA pF
*Capacitive load values are approximations.						

Table 2-11. iSBC 86/12A™ Board AC Characteristics (Master Mode)


Parameter	Minimum (ns)	Maximum (ns)	Description	Remarks
t <sub>AS</sub>	50		Address setup time to command	
t <sub>AH</sub>	50		Address hold time from command	
t <sub>DS</sub>	50		Data setup to write CMD	
t <sub>CY</sub>	198	202	CPU cycle time	
t <sub>CMDR</sub>	430		Read command width	No wait states
t <sub>CMDW</sub>	430		Write command width	With 1 wait state
t <sub>CSWR</sub>	380		Read-to-write command separation	In override mode
t <sub>CSRR</sub>	380		Read-to-write command separation	In override mode
t <sub>CSWW</sub>	580		Write-to-write command separation	In override mode
t <sub>CSRW</sub>	580		Write-to-read command separation	In override mode
t <sub>XACK1</sub>	-208		Command to XACK first sample point	In override mode
t <sub>SAM</sub>	202	210	Time between XACK samples	In override mode
t <sub>ACKRD</sub>	115		AACK to valid read data	When AACK is used
t <sub>ACKWT</sub>	205		AACK to write command inactive	When AACK is used
t <sub>DHR</sub>	0		Read data hold time	
t <sub>DXL</sub>	-115		Read data setup to XACK	
t <sub>XKH</sub>	0		XACK hold time	
t <sub>XKD</sub>	0		AACK or XACK turn off delay	
t <sub>BWS</sub>	35	∞	Bus clock low or high intervals	Supplied by system
t <sub>BS</sub>	23		BPRN to BCLK setup time	
t <sub>DBY</sub>		55	BCLK to BUSY delay	
t <sub>CBRQ</sub>	0	60	BCLK to CBRQ	
t <sub>CBROS</sub>	35		CBRQ to BCLK setup time	
t <sub>NOD</sub>		30	BPRN to BPRO delay	
t <sub>DBQ</sub>	35		BCLK/ to bus request	
t <sub>DBO</sub>	40		BCLK/ to bus priority out	
t <sub>BCY</sub>	108	109	Bus clock period (BCLK)	From iSBC 86/12A board when terminated
t <sub>BW</sub>	35	74	Bus clock low or high interval	From iSBC 86/12A board when terminated
t <sub>INIT</sub>	3000		Initialization width	After all voltages have stabilized

Table 2-12. iSBC 86/12A™ Board AC Characteristics (Slave Mode)

Parameter	Minimum (ns)	Maximum (ns)	Description	Remarks
t <sub>AS</sub>	50		Address setup to command	From address to command
t <sub>DS</sub>	-200		Write data setup to command	Note 1
t <sub>OBD</sub>		993	On-board memory cycle delay	No refresh
t <sub>ACK</sub>		733	Command to XACK	Notes 1 and 2
t <sub>CMD</sub>	758		Command width	Note 1
t <sub>AH</sub>	0		Address hold time	
t <sub>DHW</sub>	0		Write data hold time	
t <sub>DHR</sub>	0		Read data hold time	
t <sub>XKH</sub>	0	65	Acknowledge hold time	Acknowledge turnoff delay
t <sub>ACC</sub>		653	Read to data valid	Note 3
t <sub>IH</sub>	50		Inhibit hold time	Blocks AACK if t <sub>IS</sub> > t <sub>IS</sub> min.
t <sub>IPW</sub>	100		Inhibit pulse width	
t <sub>CY</sub>		933	Cycle time of board	Note 4
t <sub>RD</sub>		555	Refresh delay time	
t <sub>PXL</sub>	30		Read data setup to XACK	
t <sub>CS</sub>	200		Command separation	
t <sub>IS</sub>		50	Inhibit setup time	

NOTES:

1. No refresh, dual port RAM not busy.
2. Maximum = t<sub>RD</sub> + t<sub>OBD</sub> + t<sub>ACK</sub>.
3. Maximum access = t<sub>ACC</sub> + t<sub>OBD</sub> + t<sub>RD</sub>.
4. Maximum cycle = t<sub>CY</sub> + t<sub>OBD</sub> + t<sub>RD</sub>.



\* CBRQ/ timing not shown relative to other bus signals other than BCLK/.

Figure 2-3. Bus Exchange Timing (Master Mode)







Figure 2-4. Bus Exchange Timing (Slave Mode)

## 2-19. MULTIBUS INTERFACE ARBITRATION

The 8289 Bus Arbiter operates in conjunction with the 8288 Bus controller to interface the 8086 processor to the Multibus interface. The 8289 Bus Arbiter can operate in several modes, depending on how it is jumper wired and the status of Common Bus Request (CBRQ/).

**2-20. COMMON BUS REQUEST.** Common Bus Request (CBRQ/), a bidirectional Multibus interface signal, allows a bus master to retain control of the system bus without contending for it each transfer cycle, as long as no other master is requesting control of the bus. A bus master requesting control of the bus, but not currently controlling it, asserts CBRQ/. This causes the controlling bus master to relinquish control of the bus when the proper surrender conditions exist. (See table 2-13 for surrender conditions).

The CBRQ/ pins of all the bus master devices that support CBRQ/ are connected together on the iSBC 604/614 modular backplane. When a bus master needs a bus resource, it informs the other bus masters that it is requesting the bus by activating CBRQ/, BREQ/, and/or BPRO/. When the controlling master releases the bus, the bus exchange operates the same as described in paragraph 4-26.

CBRQ/ improves bus access time by allowing a bus master to retain control without contending for it each transfer cycle, as long as no other master is requesting control of the bus.

There are typically two priority resolution schemes used on the system bus: Serial and parallel. When common bus request is used, it operates identically in parallel and serial priority resolution schemes.

**2-21. ANY REQUEST.** The 8289 Bus Arbiter has a jumper option (ANYRQST) that controls, in conjunction with BPRN/ and CBRQ/, under what conditions the Multibus interface will be surrendered. The following paragraphs describe this option.

When ANYRQST is jumpered to a low level (E130-E131), the bus arbiter that was in control of the Multibus interface will retain control unless one of the following conditions exist.

1. A higher priority bus master requests the Multibus interface (as indicated by the BPRN/ signal going high).
2. The next transfer cycle of the iSBC 86/12A board does not require the use of the Multibus interface, and CBRQ/ is low.

**Table 2-13. 8289 Bus Arbiter Jumper Configurations**

Configuration Number	Jumper Conn	CBRQ/	ANYRQST	Description
1	E144-E145 E130-E131	Low	Low	The Bus Arbiter that has control of the Multibus interface will retain control unless a higher priority master activates CBRQ/ or if the next machine cycle does not require the use of the Multibus interface it will be relinquished to a lower priority device.
		High	Low	The Bus Arbiter that has control of the Multibus interface, retains control until another Bus Arbiter pulls CBRQ/ low. When CBRQ/ goes low, the conditions are as described above.
2	E144-E145 E129-E130	Low	High	The Bus Arbiter that has control of the Multibus interface will surrender control to the Bus Arbiter that is pulling CBRQ/ low, regardless of its priority, upon completion of the current bus cycle.
		High	High	The Bus Arbiter that has control of the Multibus interface, retains control until another Bus Arbiter pulls CBRQ/ low. When CBRQ/ goes low, the conditions are as described above.
3	E143-E144* E129-E130*	Low	High	The Bus Arbiter that has control of the Multibus interface will surrender the use of the Multibus interface after each transfer cycle.
*Factory default wiring.				

When ANYRQST is jumpered to a high level (E129-E130), it permits the Multibus interface to be surrendered to a higher or lower priority bus master as though it were a bus master of higher priority. A lower priority master indicates it is requesting the Multibus interface by activating CBRQ/. When this option is used, the bus master that is in control will surrender the bus as soon as possible.

If the CBRQ/ pin on the 8289 Bus Arbiter is jumpered to ground (E144-E143), removing it from the Multibus interface, and ANYRQST is jumpered to a high level (E129-E130), the Multibus interface is surrendered after each transfer cycle (this is the factory default option).

**2-22. JUMPER CONFIGURATIONS.** Table 2-13 lists the various jumper configurations for the 8289 Bus Arbiter.

**2-23. SERIAL PRIORITY RESOLUTION**

In a multiple bus master system, bus contention can be resolved in an iSBC 604 Modular Backplane and Cardcage by implementing a serial priority resolution scheme as shown in figure 2-5. Due to the propagation delay of the BPRO/ signal path, this scheme is limited to a maximum of three bus masters capable of acquiring and controlling the Multibus


interface. In the configuration shown in figure 2-5, the bus master installed in slot J2 has the highest priority and is able to acquire control of the Multibus interface at any time because its BPRN/ input is always enabled (tied to ground) through jumpers B and N on the backplane.

If the bus master in slot J2 desires control of the Multibus interface, it drives its BPRO/ output high and inhibits the BPRN/ input to all lower-priority bus masters. When finished using the Multibus interface, the J2 bus master pulls its BPRO/ output low and gives the J3 bus master the opportunity to take control of the Multibus interface. If the J3 bus master does not desire to control the Multibus interface at this time, it pulls its BPRO/ output low and gives the lowest priority bus master in slot J4 the opportunity to assume control of the Multibus interface.

The serial priority scheme can be implemented in a user-designed system bus if the chaining of BPRO/ and BPRN/ signals are wired as shown in figure 2-5.

**2-24. PARALLEL PRIORITY RESOLUTION**

A parallel priority resolution scheme, using external logic, allows up to 16 bus masters to acquire and control the Multibus interface. Figure 2-6 illustrates



\*Pull-up resistor is supplied by the customer.

NOTE: All non CBRQ/ devices must have higher priority. If a non CBRQ/ device is placed at a lower priority, it will not be able to gain control of the Multibus interface.

**Figure 2-5. Serial Priority Resolution Scheme**


one method of implementing such a scheme for resolving bus contention in a system containing eight bus masters installed in an iSBC 604/614 Modular Backplane and Cardcage. Notice that the two highest and two lowest priority bus masters are shown installed in the iSBC 604 Modular Backplane and Cardcage.

In the scheme shown in figure 2-6, the priority encoder is a 74148 and the priority decoder is an Intel 8205. Input connections to the priority encoder determine the bus priority, with input 7 having the highest priority and input 0 having the lowest priority. Here, the J3 bus master has the highest priority and the J5 bus master has the lowest priority.

**IMPORTANT:** In a parallel priority resolution scheme, the BPRO/ output must be disabled on all bus masters. On the iSBC 86/12A board disable the BPRO/ output signal by removing jumper E151-E152. If a similar jumper cannot be removed on the other bus masters, either clip the IC pin that supplies the BPRO/ output signal to the Multibus interface or cut the signal trace.

**2-25. POWER FAIL/MEMORY PROTECT CONFIGURATION**

A mating connector must be installed in the iSBC 604/614 Modular Cardcage and Backplane to accommodate auxiliary connector P2. (Refer to



**NOTES:**

1. Refer to paragraph 2-24 regarding the disabling of BPRO/ output.
2. Supplied by customer.

**Figure 2-6. Parallel Priority Resolution Scheme**

figure 1-1.) Table 2-2 lists some 60-pin connectors that can be used for this purpose; solder and wirewrap connector types are listed. Table 2-14 correlates the signals and pin numbers on the connector.

Procure the appropriate mating connector for P2 and secure it in place as follows:

- a. Position holes in P2 mating connector over mounting holes that are in line with corresponding P1 mating connector.
- b. From top of connector, insert two 0.5-inch #4-40 pan head screws down through connector and mounting holes.
- c. Install a flat washer and star-type nut on each screw; then tighten the nuts.

When the mating connector for P2 is in place, wire the power fail signals to the appropriate pins of the connector as listed in table 2-14. (The dc characteristics of the signals interfaced via P2 are given in table 2-15.) In a typical system, these signals would be wired as follows:

- a. Connect auxiliary signal common and returns for +5V, -5V, and +12V backup batteries to P2 pins 1, 2, 21, and 22.

- b. Connect +5V battery input to P2 pins 3 and 4, -5V battery input to P2 pins 7 and 8, and +12V battery input to P2 pins 11 and 12. Remove jumpers W4, W5, and W6.
- c. Connect MPRO/ input to P2 pin 20.
- d. Connect PFIN/ input to P2 pin 19; this signal is inverted and applied to the priority jumper matrix. To assign the PFIN/ input the highest priority (8086 NMI input), remove jumper E87-E89 and connect jumper E86-E89.
- e. Connect AUX RESET/ input to P2 pin 38. This signal is usually supplied by a momentary-closure switch mounted on the system enclosure.
- f. Connect ALE output signal to P2 pin 32.

## 2-26. PARALLEL I/O CABLING

Parallel I/O ports C8, CA, and CC, controlled by the Intel 8255A Programmable Peripheral Interface (PPI), are interfaced via edge connector J1. (Refer to figure 1-1.) Pin assignments for connector J1 are listed in table 2-16; dc characteristics of the parallel I/O signals are given in table 2-17. Table 2-2 lists

Table 2-14. Auxiliary Connector P2 Pin Assignments

Pin <sup>1,2</sup>	Signal	Definition
1	GND	} Auxiliary common
2	GND	
3	+5V AUX	} Auxiliary backup battery supply
4	+5V AUX	
7	-5V AUX	
8	-5V AUX	
11	+12V AUX	
12	+12V AUX	
19	PFIN/	<i>Power Fail Interrupt.</i> This externally generated signal, which is input to the priority interrupt jumper matrix, should normally be connected to the 8086 CPU NMI input.
20	MPRO/	<i>Memory Protect.</i> This externally generated signal prevents access to RAM during a power failure.
21	GND	} Auxiliary common
22	GND	
32	ALE	<i>Address Latch Enable.</i> This iSBC 86/12A board activates ALE during T1 of every CPU/ machine cycle. This signal may be used as an auxiliary address latch.
38	AUX RESET/	<i>Reset.</i> The externally generated signal initiates a power-up sequence; i.e., initializes the iSBC 86/12A board and resets the entire system to a known internal state.

1. All odd-numbered pins (1, 3, 5 . . . 59) are on component side of the board. Pin 1 is the left-most pin when viewed from the component side of the board with the extractors at the top.

2. Cable connector numbering convention may not agree with board connector numbering convention.

**Table 2-15. Auxiliary Signal (Connector P2) DC Characteristics**

Signals	Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
ALE	$V_{OL}$	Output Low Voltage	$I_{OL} = 8 \text{ mA}$		0.45	V
	$V_{OH}$	Output High Voltage	$I_{OH} = -1.0 \text{ mA}$	2.4		V
	$*C_L$	Capacitive Load			20	pF
PFIN/	$V_{IL}$	Input Low Voltage	$V_{IN} = 0.4V$ $V_{IN} = 2.4V$	2.4	0.8	V
	$V_{IH}$	Input High Voltage				V
	$I_{IL}$	Input Current at Low V			-0.4	mA
	$I_{IH}$	Input Current at High V			20	$\mu\text{A}$
	$*C_L$	Capacitive Load			20	pF
MPRO/	$V_{IL}$	Input Low Voltage	$V_{IN} = 0.45V$ $V_{IN} = 5.25V$	2.0	0.80	V
	$V_{IH}$	Input High Voltage				V
	$I_{IL}$	Input Current at Low V			-6.0	mA
	$I_{IH}$	Input Current at High V			250	$\mu\text{A}$
	$*C_L$	Capacitive Load			15	pF
AUX RESET/	$V_{IL}$	Input Low Voltage	$V_{IN} = 0.45V$ $V_{IN} = 5.25V$	2.6	0.8	V
	$V_{IH}$	Input High Voltage				V
	$I_{IL}$	Input Current at Low V			-0.25	mA
	$I_{IH}$	Input Current at High V			10	$\mu\text{A}$
	$*C_L$	Capacitive Load			10	$\mu\text{F}$

\*Capacitance load values are approximations.

some 50-pin edge connectors that can be used for interface to J1 and J2; flat crimp, solder, and wirewrap connector types are listed.

The transmission path from the I/O source to the iSBC 86/12A board should be limited to 3 meters (10 feet) maximum. The following bulk cable types (or equivalent) are recommended for interfacing with the parallel I/O ports:

- Cable, flat, 50-conductor, 3M 3306-50.
- Cable, flat, 50-conductor (with ground plane), 3M 3380-50.
- Cable, woven, 25-pair, 3M 3321-25.

An Intel iSBC 956 Cable Set, consisting of two cable assemblies, is recommended for parallel I/O interfacing. Both cable assemblies consist of a 50-conductor flat cable with a 50-pin PC connector at one end. When attaching the cable to J1, be sure that the connector is oriented properly with respect to pin 1 on the edge connector. (Refer to the footnotes in table 2-16.)

## 2-27. SERIAL I/O CABLING

Pin assignments and signal definitions for RS232C serial I/O interface are listed in table 2-6. An Intel iSBC 955 Cable Set is recommended for RS232C interfacing. One cable assembly consists of a 25-conductor flat cable with a 26-pin PC connector at one end and an RS232C interface connector at the other end. The second cable assembly includes an RS232C connector at one end and has spade lugs at

**Table 2-16. Parallel I/O Connector J1 Pin Assignments**

Pin <sup>1,2</sup>	Function	Pin <sup>1,2</sup>	Function	
1	Ground ↑ ↓ Ground	2	Port CA bit 7	
3		4	Port CA bit 6	
5		6	Port CA bit 5	
7		8	Port CA bit 4	
9		10	Port CA bit 3	
11		12	Port CA bit 2	
13		14	Port CA bit 1	
15		16	Port CA bit 0	
17		Ground ↑ ↓ Ground	18	Port CC bit 3
19			20	Port CC bit 2
21			22	Port CC bit 1
23			24	Port CC bit 0
25			26	Port CC bit 4
27			28	Port CC bit 5
29	30		Port CC bit 6	
31	32		Port CC bit 7	
33	Ground ↑ ↓ Ground		34	Port C8 bit 7
35			36	Port C8 bit 6
37		38	Port C8 bit 5	
39		40	Port C8 bit 4	
41		42	Port C8 bit 3	
43		44	Port C8 bit 2	
45		46	Port C8 bit 1	
47		48	Port C8 bit 0	
49	Ground	50	EXT INTRO/	

- All odd-numbered pins (1, 3, 5, ... 49) are on component side of board. Pin 1 is the right-most pin when viewed from the component side of the board with the extractors at the top.
- Cable connector numbering convention may not agree with board connector numbering convention.

**Table 2-17. Parallel I/O Signal (Connector J1) DC Characteristics**

Signals	Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
Port C8 Bidirectional Drivers	$V_{OL}$	Output Low Voltage	$I_{OL} = 20 \text{ mA}$ $I_{OH} = -12 \text{ mA}$	2.4	0.45	V
	$V_{OH}$	Output High Voltage			0.95	V
	$V_{IL}$	Input Low Voltage	$V_{IN} = 0.45 \text{ V}$	2.0		V
	$V_{IH}$	Input High Voltage				V
	$I_{IL}$	Input Current at Low V			-5.25	mA
$*C_L$	Capacitive Load			18	pF	
8255A Driver/Receiver	$V_{OL}$	Output Low Voltage	$I_{OL} = 1.7 \text{ mA}$ $I_{OH} = -200 \mu\text{A}$	2.4	0.45	V
	$V_{OH}$	Output High Voltage			0.8	V
	$V_{IL}$	Input Low Voltage	$V_{IN} = 0.45$ $V_{IN} = 5.0$	2.0		V
	$V_{IH}$	Input High Voltage			10	$\mu\text{A}$
	$I_{IL}$	Input Current at Low V			10	$\mu\text{A}$
	$I_{IH}$	Input Current at High V	18	pF		
$*C_L$	Capacitive Load					
EXT INTRO/	$V_{IL}$	Input Low Voltage	$V_{IN} = 0.4 \text{ V}$ $V_{IN} = 2.4 \text{ V}$	2.0	0.8	V
	$V_{IH}$	Input High Voltage				V
	$I_{IL}$	Input Current at Low V		-1.0	mA	
	$I_{IH}$	Input Current at High V		-0.8	mA	
	$*C_L$	Capacitive Load			30	pF

\*Capacitive load values are approximations.

the other end; the spade lugs are used to interface to a teletypewriter. (See Appendix A for ASR33 TTY interface instructions.)

For OEM applications where cables will be made for the iSBC 86/12A board, it is important to note that the mating connector for J2 has 26 pins whereas the RS232C connector has 25 pins. Consequently, when connecting the 26-pin mating connector to 25-conductor flat cable, be sure that the cable makes contact with pins 1 and 2 of the mating connector and not with pin 26. Table 2-18 provides pin correspondence

between connector J2 and an RS232C connector. When attaching the cable to J2, be sure that the PC connector is oriented properly with respect to pin 1 on the edge connector. (Refer to the footnotes in table 2-6.)

**2-28. BOARD INSTALLATION**



Always turn off the computer system power supply before installing or removing the iSBC 86/12A board and before installing or removing device interface cables. Failure to take these precautions can result in damage to the board.

**NOTE**

Inspect the modular backplane and card-cage and ensure that pull-up resistors have been included for pins 27, 28, 30, 32, 33, and 34. Earlier backplanes did not include pull-ups on these pins.

In an iSBC 80 Single Board Computer based system, install the iSBC 86/12A board in any slot that has not been wired for a dedicated function. In an Intellec

**Table 2-18. Connector J2 Vs RS232C Pin Correspondence**

PC Conn. J2	RS232C Conn.	PC Conn. J2	RS232C Conn.
1	14	14	7
2	1	15	21
3	15	16	8
4	2	17	22
5	16	18	9
6	3	19	23
7	17	20	10
8	4	21	24
9	18	22	11
10	5	23	25
11	19	24	12
12	6	25	N/C
13	20	26	13

Microcomputer Development System, install the iSBC 86/12A board in any odd-numbered slot except slot 1 or any slot of an Intellec Series II Microcomputer Development System. If another module in the Intellec System is to supply the BCLK/ and CCLK/

signals, disconnect E105-E106 and E103-E104 jumpers on the iSBC 86/12A board. Make sure that auxiliary connector P2 (if used) mates with the user-installed mating connector. Attach the appropriate cable assemblies to connectors J1 and J2.





## CHAPTER 3 PROGRAMMING INFORMATION

### 3-1. INTRODUCTION

This chapter lists the dual port RAM, ROM/EPROM, and I/O address assignments, describes the effects of a hardware initialization (power-up and reset), and provides programming information for the following programmable chips:

- a. Intel 8251A USART (Universal Synchronous/Asynchronous Receiver/Transmitter) that controls the serial I/O port.
- b. Intel 8253 PIT (Programmable Interval Timer) that controls various frequency and timing functions.
- c. Intel 8255A PPI (Programmable Peripheral Interface) that controls the three parallel I/O ports.
- d. Intel 8259A PIC (Programmable Interrupt Controller) that can handle up to 64 vectored priority interrupts for the on-board microprocessor.

This chapter also discusses the Intel 8086 Microprocessor (CPU) interrupt capability. A complete description of programming with Intel's assembly language is given in the *8086 Assembly Language Reference Manual*, Manual Order No. 9800640.

### 3-2. FAILSAFE TIMER

The 8086 CPU expects an acknowledge signal to be returned from the addressed I/O or memory device in response to each Read or Write Command. The iSBC 86/12A board includes a Failsafe Timer that is triggered during T1 of every machine cycle. If the Failsafe Timer is enabled by hardware jumper as described in table 2-4, and no acknowledge signal is received within approximately 6 milliseconds after the command is issued, the Failsafe Timer will time out and allow the CPU to exit the wait state. As described in Chapter 2, provision is made so that the Failsafe Timer output (TIME OUT INTR/) can optionally be used to interrupt the CPU.

#### NOTE

The 8259A must be used in the edge triggered mode with TIME OUT INTR/.

If the Failsafe Timer is not enabled by hardware jumper and an acknowledge signal is not returned for

any reason, the CPU will hang up in a wait state. In this situation, the only way to free the CPU is to initialize the system as described in paragraph 3-7.

### 3-3. MEMORY ADDRESSING

The iSBC 86/12A board includes 32K bytes of dynamic random access memory (RAM) and four IC sockets to accommodate up to 16K bytes of user-installed read-only memory (ROM or EPROM). The iSBC 86/12A board features a dual port RAM access arrangement in which the on-board RAM can be accessed by the on-board 8086 microprocessor (CPU) or by another bus master via the Multibus interface. The ROM/EPROM can be accessed only by the CPU.

The dual port RAM can be accessed by another bus master that currently has control of the Multibus interface. It should be noted that, even though another bus master may be continually accessing the dual port RAM, this does not prevent the CPU from also accessing the dual port RAM. When this situation occurs, memory accesses by the CPU and controlling bus master are interleaved. Such interleaved access will, of course, impose a longer wait state both for the CPU and for the controlling bus master. Dual-port RAM access by another bus master does not interfere with the CPU while it is accessing the on-board ROM/EPROM and I/O devices.

To prevent the on-board CPU from gaining access to the dual port RAM while another bus master is accessing the dual port RAM, the following steps must be taken.

- a. The external bus master must do the following steps when accessing dual port RAM:
  - assert bus override (lock the bus)
  - access dual port RAM
  - unlock bus
- b. The on-board bus master must do the following steps when accessing dual port RAM:
  - assert bus override (lock the bus)
  - access Multibus interface (must be unused valid memory)
  - access dual port RAM
  - unlock bus

Typical subroutines for accessing dual port RAM while preventing the on-board CPU from accessing RAM is shown in table 3-1.

Table 3-1. Typical Dual Port Access Subroutine

```

;CRITXCHG LOCKS OUT THE ON-BOARD CPU WHILE THE DUAL PORT RAM IS ACCESSED.
;SUBROUTINE ASSUMES PPI PORT A IS MODE 0 AND OVERRIDE/ IS JUMPERED TO PORT C BIT 0.
;DPACK ALLOWS OFF-BOARD MULTIMASTER TO LOCK OUT ON-BOARD CPU WHILE DUAL PORT
;RAM IS ACCESSED.

;OFF-BOARD PROCESSOR

        PUBLIC   CRITXCHG
        EXTRN    DUAL-PORT-SEMA4

CRITXCHG LOCK    XCHG DUAL-PORT-SEMA4,AH

;DUAL PORT (ON-BOARD) PROCESSOR

        PUBLIC   DPACK
        EXTRN    ANY-OFFBOARD-ACCESS

DPACK    MOV     AL,00H
        OUT    OCEH,AL
        MOV    AL,ANY-OFFBOARD-ACCESS
;RESETS BIT 0 OF PORT C
;IF OFFBOARD PROCESSOR
;HAS LOCKED BUS, WILL
;WAIT HERE UNTIL BUS
;AVAILABLE.

        XCHG   DUAL-PORT-SEMA4,AH
        MOV    AL,01H
        OUT    OCEH,AL
;SETS BIT 0 OF PORT C
    
```

3-4. CPU ACCESS

Addresses for CPU access of ROM/EPROM and on-board RAM are provided in table 3-2. Note that the ROM/EPROM addresses are assigned from the top down of the 1-megabyte address space with the bottom address being determined by the user ROM/EPROM configuration. The on-board RAM addresses are assigned from the bottom up of the 1-megabyte address space.

When the CPU is addressing *on-board* memory (RAM, ROM, or EPROM), an internal acknowledge signal is automatically generated and imposes one wait state for each ROM/EPROM or I/O operation; two wait states for each RAM read operation; and three wait states for each RAM write operation. When the CPU is addressing *system* memory via the Multibus interface, the CPU must first gain control of the Multibus interface and, after the Memory Read or Memory Write Command is given, must wait for the Transfer Acknowledge (XACK/) to be received from the addressed memory device. The Failsafe Timer, if enabled, will prevent a CPU hang-up in the event of a memory device equipment failure or a bus failure.

It should be noted in table 3-2 that it is possible to configure ROM/EPROM such as to create *illegal* addresses. If an illegal address is used in conjunction with a Memory Write Command to ROM/EPROM,

an internal acknowledge signal is generated as though the address was legal and the CPU will continue executing the program. However, in this case, erroneous data will be returned.

3-5. MULTIBUS INTERFACE ACCESS

As described in paragraph 2-13, the iSBC 86/12A board can be configured to permit Multibus interface access of 8K, 16K, 24K, or 32K bytes of on-board RAM. The Multibus interface allows both 8-bit and 16-bit masters to reside in the same system. To accomplish this, the memory is divided into two 8-bit data banks to form one 16-bit word. The banks are organized such that all even bytes are in one bank (DAT0-DAT7) and all odd bytes are in the other bank (DAT8-DATF).

The Byte High Enable (BHEN/) signal controls the odd data byte and, when active, enables the high odd byte (DAT8-/DATF/) onto the Multibus interface. Address bit ADR0/ controls the even data byte and, when active, enables the low byte (DAT0-/DAT7/) onto the Multibus interface. For maximum efficiency, 16-bit word operations must occur on an even byte boundary with BHEN/ active. Address bit ADR0/ is active for all even byte addresses. Odd byte addressing requires two operations to form a 16-bit word.

Table 3-2. On-Board Memory Addresses (CPU Access)

Type	Configuration	Legal Addresses	Illegal Addresses
EPROM	Two 2758 chips Four 2758 chips	FF800-FFFF FF000-FFFF	FF000-FF7FF —
	Two 2716 chips Four 2716 chips	FF000-FFFF FE000-FFFF	FE000-FEFFF —
	Two 2732 chips Four 2732 chips	FE000-FFFF FC000-FFFF	FC000-FDFFF —
ROM	Two 2316E chips Four 2316E chips	FF000-FFFF FE000-FFFF	FE000-FEFFF —
	Two 2332A chips Four 2332A chips	FE000-FFFF FC000-FFFF	FC000-FDFFF —
RAM	Sixteen 2117 chips	0000-07FFF	—
iSBC 300 Multimodule RAM	Thirty two 2117 chips	00000-0FFFF	—
iSBC 340 Multimodule PROM	Eight 2732 or 2332 chips	F8000-FFFFF	—

Byte operations can occur in two ways. The even byte can be accessed by controlling ADR0/, which places the data on the DAT0/-DAT7/ lines. (See figure 3-1A.) To access the odd data bank, which normally is placed on the DAT8/-DATF/ lines, a new data path is defined. The *inactive* state of ADR0/ and the active state of BHEN/ enable a swap byte buffer that places the odd data bank on DAT0/-DAT7/. (See figure 3-1B.) This permits an 8-bit bus master to access both bytes of a data word by controlling only ADR0/.

Figure 3-1C illustrates how a 16-bit bus master obtains a 16-bit word by a single address on an even byte boundary. Figure 3-1A illustrates how a 16-bit bus master may selectively address an even (low) data byte.

**3-6. I/O ADDRESSING**

The CPU communicates with the on-board programmable chips through a sequence of I/O Read and I/O Write Commands. As shown in table 3-3, each of these chips recognizes four separate hexadecimal I/O addresses that are used to control the various programmable functions. (The I/O address decoder operates on the lower 16 bits and all addresses must be on an even byte boundary.) Where two hexadecimal addresses are listed for a single function, either address may be used. For example, an I/O Read Command to port 00DA or 00DE will read the status of the 8251A USART.




Figure 3-1. Dual Port RAM Addressing (Multibus™ Interface Access)

### 3-7. SYSTEM INITIALIZATION

When power is initially applied to the system, a reset signal is automatically generated that performs the following:

- a. The 8086 CPU internal registers are set as follows:

PSW = 0000  
 IP = 0000  
 DS = 0000  
 ES = 0000  
 Code Segment Register = FFFF

This effectively causes a long JMP to FFFF0.

- b. The 8251A USART serial I/O port is set to the "idle" mode, waiting for a set of Command Words to program the desired function.

- c. The 8255A PPI parallel I/O ports are set to the input mode.

The 8253 PIT and the 8259A PIC are not affected by the power-up sequence.

The reset signal is also gated onto the Multibus interface to initialize the remainder of the system components to a known internal state.

The reset signal can also be generated by an auxiliary

Table 3-3. I/O Address Assignments

I/O Address*	Chip Select	Function
00C0 or 00C4	8259A PIC	Write: ICW1, OCW2, and OCW3 Read: Status and Poll
00C2 or 00C6		Write: ICW2, ICW3, ICW4, OCW1 (Mask) Read: OCW1 (Mask)
00C8	8255A PPI	Write: Port A (J1) Read: Port A (J1)
00CA		Write: Port B (J1) Read: Port B (J1)
00CC		Write: Port C (J1) Read: Port C (J1) or Status
00CE		Write: Control Read: None
00D0	8253 PIT	Write: Counter 0 (Load Count ÷ N) Read: Counter 0
00D2		Write: Counter 1 (Load Count ÷ N) Read: Counter 1
00D4		Write: Counter 2 (Load Count ÷ N) Read: Counter 2
00D6		Write: Control Read: None
00D8 or 00DC	8251A USART	Write: Data (J2) Read: Data (J2)
00DA or 00DE		Write: Mode or Command Read: Status
*Odd addresses (i.e., 00C1, 00C3, . . . 00DD) are illegal.		

RESET switch. Pressing and releasing the RESET switch produces the same effect as the power-up reset described above.

### 3-8. 8251A USART PROGRAMMING

The USART converts parallel output data into virtually any serial output data format (including IBM Bi-Sync) for half- or full-duplex operation. The USART also converts serial input data into parallel data format.

Prior to starting transmitting or receiving data, the USART must be loaded with a set of control words. These control words, which define the complete functional operation of the USART, must immediately follow a reset (internal or external). The control words are either a Mode instruction or a Command instruction.

### 3-9. MODE INSTRUCTION FORMAT

The Mode instruction word defines the general characteristics of the USART and must follow a reset operation. Once the Mode instruction word has been written into the USART, sync characters or command instructions may be inserted. The Mode instruction word defines the following:

- a. For Sync Mode:
  - (1) Character length
  - (2) Parity enable
  - (3) Even/odd parity generation and check
  - (4) External sync detect (not supported by the iSBC 86/12A board)
  - (5) Single or double character sync
- b. For Async Mode:
  - (1) Baud rate factor (X1, X16, or X64)
  - (2) Character length
  - (3) Parity enable
  - (4) Even/odd parity generation and check
  - (5) Number of stop bits

Instruction word and data transmission formats for synchronous and asynchronous modes are shown in figures 3-2 through 3-5.

### 3-10. SYNC CHARACTERS

Sync characters are written to the USART in the synchronous mode only. The USART can be programmed for either one or two sync characters; the format of the sync characters is at the option of the programmer.




Figure 3-2. USART Synchronous Mode Instruction Word Format




Figure 3-3. USART Synchronous Mode Transmission Format





Figure 3-4. USART Asynchronous Mode Instruction Word Format



\*NOTE: IF CHARACTER LENGTH IS DEFINED AS 5, 6 OR 7 BITS THE UNUSED BITS ARE SET TO "ZERO"

Figure 3-5. USART Asynchronous Mode Transmission Format

3-11. COMMAND INSTRUCTION FORMAT

The Command instruction word shown in figure 3-6 controls the operation of the addressed USART. A Command instruction must follow the mode and/or sync words. Once the Command instruction is written, data can be transmitted or received by the USART.

It is not necessary for a Command instruction to precede all data transactions; only those transmissions that require a change in the Command instruction. An example is a change in the enable transmit or enable receive bus. Command instructions can be written to the USART at any time after one or more data operations.


After initialization, always read the chip status and check for the TXRDY bit prior to writing either data or command words to the USART. This ensures that any prior input is not overwritten and lost. Note that issuing a Command instruction with bit 6 (IR) set will return the USART to the Mode instruction format.

3-12. RESET

To change the Mode instruction word, the USART must receive a Reset command. The next word written to the USART after a Reset command is assumed to be a Mode instruction. Similarly, for sync mode, the next word after a Mode instruction is assumed to be one or more sync characters. All control words written into the USART after the Mode instruction (and/or the sync character) are assumed to be Command instructions.

3-13. ADDRESSING

The USART chip uses Port 00D8 or 00DC to read and write I/O data; Port 00DA or 00DE is used to write mode and command words and read the USART status. (Refer to table 3-3.)




**Note:** Error Reset must be performed whenever RXEnable and Enter Hunt are programmed.

**Figure 3-6. USART Command Instruction Word Format**

**3-14. INITIALIZATION**

A typical USART initialization and I/O data sequence is presented in figure 3-7. The USART chip is initialized in four steps:

- a. Reset USART to Mode instruction format.
- b. Write Mode instruction word. One function of mode word is to specify synchronous or asynchronous operation.
- c. If synchronous mode is selected, write one or two sync characters as required.
- d. Write Command instruction word.



\*The second sync character is skipped if Mode instruction has programmed USART to single character internal sync mode. Both sync characters are skipped if Mode instruction has programmed USART to async mode.

**Figure 3-7. Typical USART Initialization and I/O Data Sequence**

To avoid spurious interrupts during USART initialization, disable the USART interrupt. This can be done by either masking the appropriate interrupt request input at the 8259A PIC or by disabling the 8086 microprocessor interrupts by executing a CLI instruction.

First, reset the USART chip by writing a Command instruction to Port 00DA (or 00DE). The Command instruction must have bit 6 set (IR = 1); all other bits are immaterial.

**NOTE**

This reset procedure should be used only if the USART has been completely initialized, or the initialization procedure has reached the point that the USART is ready to receive a Command word. For example, if the reset command is written when the initialization sequence calls for a sync character, then subsequent programming will be in error.

Next write a Mode instruction word to the USART. (See figures 3-2 through 3-5.) A typical subroutine for writing both Mode and Command instructions is given in table 3-4.

If the USART is programmed for the synchronous mode, write one or two sync characters depending on the transmission format.

Finally, write a Command instruction word to the USART. Refer to figure 3-6 and table 3-4.

**IMPORTANT:** During initialization, the 8251A USART requires a minimum recovery time of 6.5 microseconds (16 USART clock cycles) between back-to-back writes in order to set up its internal registers. This recovery time can be satisfied by the CPU performing several dummy instructions between the back-to-back writes to the 8251A USART to create a minimum delay of 6.5 microseconds. The following example will create a delay of approximately 7.2 microseconds.

```

MOV AL,04EH ;USART MODE WORD
OUT ODAH,AL ;FIRST USART WRITE
MOV CX,3 ;DELAY
TAG: LOOP TAG ;DELAY
MOV AL,037H ;USART COMMAND WORD
OUT ODAH,AL ;SECOND USART WRITE
    
```

This precaution applies only to the USART initialization and does not apply otherwise.

**3-15. OPERATION**

Normal operating procedures use data I/O read and write, status read, and Command instruction write operations. Programming and addressing procedures for the above are summarized in following paragraphs.

**NOTE**

After the USART has been initialized, always check the status of the TXRDY bit *prior* to writing data or writing a new command word to the USART. The TXRDY bit *must* be true to prevent overwriting and subsequent loss of command or data words. The TXRDY bit is inactive until initialization has been completed; do not check TXRDY until after the command word, which concludes the initialization procedure, has been written.

Prior to any operating change, a new command word must be written with command bits changed as appropriate. (Refer to figure 3-6 and table 3-4.)

**3-16. DATA INPUT/OUTPUT.** For data receive or transmit operations, perform a read or write, respectively, to the USART. Table 3-5 and 3-6 provide examples of typical character read and write subroutines.

During a normal transmit operation, the USART generates a Transmit Ready (TXRDY) signal that indicates that the USART is ready to accept a data character for transmission. TXRDY is automatically reset when the CPU loads a character into the USART.

Similarly, during a normal receive operation, the USART generates a Receive Ready (RXRDY) signal that indicates that a character has been received and is ready for input to the CPU. RXRDY is automatically reset when a character is read by the CPU.

**Table 3-4. Typical USART Mode or Command Instruction Subroutine**

	;CMD 2 OUTPUTS CONTROL WORD TO USART FROM AL REGISTER.		
	;USES-AL, STAT0; DESTROYS-NOTHING.		
	PUBLIC	CMD2,51INT	
	EXTRN	STAT0	
CMD2:	PUSH	AX	
	PUSH	F	
LP:	CALL	STAT0	
	AND	AL,1	;CHECK TXRDY
	JZ	LP	;TXRDY MUST BE TRUE
	POPF		
	POP	AX	
51INT:	OUT	0DAH,AL	;ENTER HERE FOR INITIALIZATION
	RET		
	END		



Table 3-5. Typical USART Data Character Read Subroutine

;RX1 READS DATA CHARACTER FROM USART INTO REG AL.			
;USES-STAT0; DESTROYS-AL, FLAGS.			
	PUBLIC	RX1,RXA1	
	EXTRN	STAT0	
RX1:	CALL	STAT0	
	AND	AL,2	;CHECK FOR RXRDY TRUE
	JZ	RX1	
RXA1:	IN	AL,0D8H	;ENTER HERE IF RXRDY IS TRUE
	RET		
	END		

Table 3-6. Typical USART Data Character Write Subroutine

;TX1 WRITES DATA CHARACTER FROM REG AL TO USART.			
;USES-AL, STAT0; DESTROYS-FLAGS.			
	PUBLIC	TX1,TXA1	
	EXTRN	STAT0	
TX1:	PUSH	AX	
TX11:	CALL	STAT0	
	AND	AL,1	;CHECK FOR TXRDY TRUE
	JZ	TX11	
	POP	AX	
TXA1:	OUT	0D8H,AL	;ENTER HERE IF TXRDY IS TRUE
	RET		
	END		

The TXRDY and RXRDY outputs of the USART are available at the priority interrupt jumper matrix. If, for instance, TXRDY and RXRDY are input to the 8259A PIC, the PIC resolves the priority and interrupts the CPU. TXRDY and RXRDY are also available in the status word. (Refer to paragraph 3-17.)

**3-17. STATUS READ.** The CPU can determine the status of a serial I/O port by issuing an I/O Read Command to the upper port (00DA or 00DE) of the USART chip. The format of the status word is shown in figure 3-8. A typical status read subroutine is given in table 3-7.

### 3-18. 8253 PIT PROGRAMMING

A 22.1184-MHz crystal oscillator supplies the basic clock frequency for the programmable chips. This clock frequency is divided by 9, 18, and 144 to produce three jumper-selectable clocks: 2.46 MHz, 1.23 MHz, and 153.6 kHz. These clocks are available for input to

Counter 0, Counter 1, and Counter 2 of the 8253 PIT. The default (factory connected) and optional jumpers for selecting the clock inputs to the three counters are listed in table 2-4.

Default jumpers connect the output of Counter 2 to the TXC and RXC inputs of the 8251A USART. Jumpers are included so that Counters 0 and 1 can provide real-time interrupts to the 8259A PIC.

Before programming the 8253 PIT, ascertain the input clock frequency and the output function of each of the three counters. These factors are determined and established by the user during installation.

### 3-19. MODE CONTROL WORD AND COUNT

All three counters must be initialized prior to their use. The initialization for each counter consists of two steps:




Figure 3-8. USART Status Read Format

- a. A mode control word (figure 3-9) is written to the control register for each individual counter.
- b. A down-count number is loaded into each counter; the down-count number is in one or two 8-bit bytes as determined by the mode control word.
- c. Selects one of the following four counter read/load functions:
  - (1) Counter latch (for stable read operation).
  - (2) Read or load most-significant byte only.
  - (3) Read or load least-significant byte only.
  - (4) Read or load least-significant byte first, then most-significant byte.

The mode control word (figure 3-9) does the following:

- a. Selects counter to be loaded.
- b. Selects counter operating mode.

- d. Sets counter for either binary or BCD count.

The mode control word and the count register bytes for any given counter must be entered in the following sequence:

Table 3-7. Typical USART Status Read Subroutine

```

;STAT0 READS STATUS FROM USART.
;DESTROYS-AL.

PUBLIC   STAT0

STAT0:  IN      AL,0DEH      ;GET STATUS
        RET

        END
    
```




Figure 3-9. PIT Mode Control Word Format

- a. Mode control word.
- b. Least-significant count register byte.
- c. Most-significant count register byte.

As long as the above procedure is followed for each counter, the chip can be programmed in any convenient sequence. For example, mode control words can be loaded first into each of three counters per chip, followed by the least-significant byte, most-significant byte, etc. Figure 3-10 shows the two programming sequences described above.

Since all counters in the PIT chip are downcounters, the value loaded in the count registers is decremented. Loading all zeroes into a count register results in a maximum count of  $2^{16}$  for binary numbers or  $10^4$  for BCD numbers.

When a selected count register is to be loaded, it *must* be loaded with the number of bytes programmed in the mode control word. One or two bytes can be loaded, depending on the appropriate down count. These two bytes can be programmed at any time following the mode control word, as long as the correct number of bytes is loaded in order.

**PROGRAMMING FORMAT**

Step		
1		Mode Control Word Counter n
2	LSB	Count Register Byte Counter n
3	MSB	Count Register Byte Counter n

**ALTERNATE PROGRAMMING FORMAT**

Step		
1		Mode Control Word Counter 0
2		Mode Control Word Counter 1
3		Mode Control Word Counter 2
4	LSB	Count Register Byte Counter 1
5	MSB	Count Register Byte Counter 1
6	LSB	Count Register Byte Counter 2
7	MSB	Count Register Byte Counter 2
8	LSB	Count Register Byte Counter 0
9	MSB	Count Register Byte Counter 0

**Figure 3-10. PIT Programming Sequence Examples**

The count mode selected in the control word controls the counter output. As shown in figure 3-9, the PIT chip can operate in any of six modes:

- a. **Mode 0: Interrupt on terminal count.** In this mode, Counters 0 and 1 can be used for auxiliary functions, such as generating real-time interrupt intervals. After the count value is loaded into the count register, the counter output goes low and remains low until the terminal count is reached. The output then goes high until either the count register or the mode control register is reloaded.
- b. **Mode 1: Programmable one-shot.** In this mode, the output of Counter 0 and/or Counter 1 will go low on the count following the rising edge of the GATE input from Port 00CC (assuming Port 00CC jumpers are so configured). The output will go high on the terminal count. If a new count value is loaded while the output is low, it will not affect the duration of the one-shot pulse until the succeeding trigger. The current count can be read at any time without affecting the one-shot pulse. The one-shot is retriggerable, hence the output will remain low for the full count after any rising edge of the gate input.
- c. **Mode 2: Rate generator.** In this mode, the output of Counter 0 and/or Counter 1 will be low for one period of the clock input. The period from one output pulse to the next equals the number of input counts in the count register. If the count register is reloaded between output pulses, the present period will not be affected but the subsequent period will reflect the new value. The gate input, when low, will force the output high. When the gate input goes high, the counter will start from the initial count. Thus, the gate input can be used to synchronize the counter. When Mode 2 is set, the output will remain high until after the count register is loaded; thus, the count can be synchronized by software.
- d. **Mode 3: Square wave generator.** Mode 3, which is the primary operating mode for Counter 2, is used for generating Baud rate clock signals. In this mode, the counter output remains high until one-half of the count value in the count register has been decremented (for even numbers). The output then goes low for the other half of the count. If the value in the count register is odd, the counter output is high for  $(N + 1)/2$  counts, and low for  $(N - 1)/2$  counts.

- e. Mode 4: Software triggered strobe. After this mode is set, the output will be high. When the count is loaded, the counter begins counting. On terminal count, the output will go low for one input clock period and then go high again. If the count register is reloaded between output pulses, the present count will not be affected, but the subsequent period will reflect the new value. The count will be inhibited while the gate input is low. Reloading the count register will restart the counting for the new value.
- f. Mode 5: Hardware triggered strobe. Counter 0 and/or Counter 1 will start counting on the rising edge of the gate input and the output will go low for one clock period when the terminal count is reached. The counter is retriggerable. The output will not go low until the full count after the rising edge of the gate input.

Table 3-8 provides a summary of the counter operation versus the gate inputs. The gate inputs to Counters 0 and 1 are tied high by default jumpers; these gates may optionally be controlled by Port CC. The gate input to Counter 2 is not optionally controlled.

**Table 3-8. PIT Counter Operation Vs Gate Inputs**

Modes \ Signal Status	Low Or Going Low	Rising	High
0	Disables counting	—	Enables counting
1	—	1) Initiates counting 2) Resets output after next clock	—
2	1) Disables counting 2) Sets output immediately high	Initiates counting	Enables counting
3	1) Disables counting 2) Sets output immediately high	Initiates counting	Enables counting
4	Disables counting	—	Enables counting
5	—	Initiates counting	—

**3-20. ADDRESSING**

As listed in table 3-3, the PIT uses four I/O addresses. Addresses 00D0, and 00D2, and 00D4, respectively, are used in loading and reading the count in Counters 0, 1, and 2. Address 00D6 is used in writing the mode control word to the desired counter.

**3-21. INITIALIZATION**

To initialize the PIT chip, perform the following:

- a. Write a mode control word for Counter 0 to 00D6. Note that *all* mode control words are written to 00D6, since the mode control word must specify which counter is being programmed. (Refer to figure 3-9.) Table 3-9 provides a sample subroutine for writing mode control words to all three counters.
- b. Assuming the mode control word has selected a 2-byte load, load least-significant byte of count into Counter 0 at 00D0. (Count value to be loaded is described in paragraphs 3-24 through 3-26.) Table 3-10 provides a sample subroutine for loading 2-byte count value.
- c. Load most-significant byte of count into Counter 0 at 00D0.

**NOTE**

Be sure to enter the downcount in two bytes if the counter was programmed for a two-byte entry in the mode control word. Similarly, enter the downcount value in BCD if the counter was so programmed.

- d. Repeat steps b and c for Counters 1 and 2.

**3-22. OPERATION**

The following paragraphs describe operating procedures for a counter read, clock frequency divide/ratio selection, and interrupt timer counter selection.

**3-23. COUNTER READ.** There are two methods that can be used to read the contents of a particular counter. The first method involves a simple read of the desired counter. The only requirement with this method is that, in order to ensure stable count reading, the desired counter must be *inhibited* by controlling its gate input. Only Counter 0 and Counter 1 can be read using this method because the gate input to Counter 2 is not controllable.

The second method allows the counter to be read “on-the-fly.” The recommended procedure is to use a mode control word to latch the contents of the count

**Table 3-9. Typical PIT Control Word Subroutine**

```

;INTTMR INITIALIZES COUNTERS 0,1,2.
;COUNTERS 0 AND 1 ARE INITIALIZED AS INTERRUPT TIMERS.
;COUNTER 2 IS INITIALIZED AS BAUD RATE GENERATOR.
;ALL THREE COUNTERS ARE SET UP FOR 16-BIT OPERATION.
;DESTROYS-AL.

                PUBLIC   INTTMR

INTTMR:  MOV     AL,30H           ;MODE CONTROL WORD FOR COUNTER 0
          OUT    0D6H,AL
          MOV     AL,70H           ;MODE CONTROL WORD FOR COUNTER 1
          OUT    0D6H,AL
          MOV     AL,B6H           ;MODE CONTROL WORD FOR COUNTER 2
          OUT    0D6H,AL
          RET

          END
    
```

**Table 3-10. Typical PIT Count Value Load Subroutine**

```

;LOAD0 LOADS COUNTER 0 FROM CX, CH IS MSB, CL IS LSB.
;USES-D,E: DESTROYS—AL.

                PUBLIC   LOAD0

LOAD0:  MOV     AL,C             ;GET LSB
          OUT    0D0H,AL
          MOV     AL,CH          ;GET MSB
          OUT    0D0H,AL
          RET

          END
    
```

register; this ensures that the count reading is accurate and stable. The latched value of the count can then be read.

- b. Perform a read operation of desired counter; refer to table 3-3 for counter addresses.

**NOTE**

If a counter is read during the down count, it is mandatory to complete the read procedure; that is, if two bytes were programmed to the counter, then two bytes *must* be read before any other operations are performed with that counter.


**NOTE**

Be sure to read one or two bytes, whichever was specified in the initialization mode control word. For two bytes, read in the order specified.

To read the count of a particular counter, proceed as follows (a typical counter read subroutine is given in table 3-11).

- a. Write counter register latch control word (figure 3-11) to Port 00D6. Control word specifies desired counter and selects counter latching operation.

**3-24. CLOCK FREQUENCY/DIVIDE RATIO SELECTION.** Table 2-4 lists the default and optional timer input frequencies to Counters 0 through 2. The timer input frequencies are divided by the counters to generate TMR0 INTR OUT (Counter 0), TMR1 INTR OUT (Counter 1), and the 8251A Baud Rate Clock (Counter 2).



**Figure 3-11. PIT Counter Register Latch Control Word Format**

Each counter must be programmed with a down-count number, or count value N. When count value N is loaded into a counter, it becomes the clock divisor. To derive N for either synchronous or asynchronous RS232C operation, use the procedures described in the following paragraphs.

**3-25. Synchronous Mode.** In the synchronous mode, the TXC and/or RXC rates equal the Baud rate. Therefore, the count value is determined by:

$$N = C/B$$

where N is the count value,  
 B is the desired Baud rate, and  
 C is 1.23 MHz, the input clock frequency.

Thus, for a 4800 Baud rate, the required count value (N) is:

$$N = \frac{1.23 \times 10^6}{4800} = \underline{\underline{256}}$$

If the binary equivalent of count value N = 256 is loaded into Counter 2, then the output frequency is 4800 Hz, which is the desired clock rate for synchronous mode operation. Note that counter 2 must be in binary mode.

**3-26. Asynchronous Mode.** In the asynchronous mode, the TXC and/or RXC rates equal the Baud rate times one of the following multipliers: X1, X16, or X64. Therefore, the count value is determined by:

$$N = C/BM$$

where N is the count value,  
 B is the desired Baud rate,  
 M is the Baud rate multiplier (1, 16, or 64) and  
 C is 1.23 MHz, the input clock frequency.

Thus, for a 4800 Baud rate, the required count value (N) is:

$$N = \frac{1.23 \times 10^6}{4800 \times 16} = \underline{\underline{16}}$$

If the binary equivalent of count value N = 16 is loaded into Counter 2, then the output frequency is 4800 × 16 Hz, which is the desired clock rate for asynchronous mode operation. Count values (N) versus rate multiplier (M) for each Baud rate are listed in table 3-12.

**NOTE**

During initialization, be sure to load the count value (N) into the appropriate counter and the Baud rate multiplier (M) into the 8251A USART.

**3-27. RATE GENERATOR/INTERVAL TIMER.** Table 3-13 shows the maximum and minimum rate generator frequencies and timer intervals for Counters 0 and 1 when these counters,

**Table 3-11. Typical PIT Counter Read Subroutine**

```

,READ1 READS COUNTER 1 ON-THE-FLY INTO CX. MSB IN CH, LSB IN CL.
;DESTROYS-AL,CX.

PUBLIC READ1

READ1: MOV AL,40H ;MODE WORD FOR LATCHING COUNTER 1 VALUE
        OUT 0D6H,AL
        IN AL,0D2H ;LSB OF COUNTER
        MOV CL,A
        IN AL,0D2H ;MSB OF COUNTER
        MOV CH,AL
        RET
END
    
```

**Table 3-12. PIT Count Value Vs Rate Multiplier for Each Baud Rate**

Baud Rate: (B)	*Count Value (N) For		
	M = 1	M = 16	M = 64
75	16384	1024	256
110	11171	698	175
150	8192	512	128
300	4096	256	64
600	2048	128	32
1200	1024	64	16
2400	512	32	8
4800	256	16	4
9600	128	8	
19200	64	4	
38400	32	2	
76800	16		

\*Count Values (N) assume clock is 1.23 MHz. Double Count Values (N) for 2.46 MHz clock. Count Values (N) and Rate Multipliers (M) are in decimal.

respectively, have 1.23-MHz and 153.6-kHz clock inputs. The table also provides the maximum and minimum generator frequencies and time intervals that may be obtained by connecting Counters 0 and 1 in series.

**3-28. INTERRUPT TIMER.** To program an interval timer for an interruption terminal count, program the appropriate timer for the correct operating mode (Mode 0) in the control word. Then load the count value (N), which is derived by:

$$N = TC$$

where

- N is the count value for Counter 1,
- T is the desired interrupt time interval in seconds, and
- C is the internal clock frequency (Hz).

Table 3-14 shows the count value (N) required for several time intervals (T) that can be generated for Counters 0 and 1.

**Table 3-14. PIT Time Intervals Vs Timer Counts**

T	N*
10 μsec	12
100 μsec	123
1 msec	1229
10 msec	12288
50 msec	61440

\*Count Values (N) assume clock is 1.23 MHz. Count Values (N) are in decimal.

**3-29. 8255A PPI PROGRAMMING**

The three parallel I/O ports interfaced to connector J1 are controlled by an Intel 8255A Programmable Peripheral Interface chip. Port A includes bidirectional data buffers and Ports B and C include IC sockets for installation of either input terminators or output drivers depending on the user's application.

Default jumpers set the Port A bidirectional data buffers to the output mode. Optional jumpers allow the bidirectional data buffers to be set to the input mode or allow any one of the eight Port C bits to selectively set the Port A bidirectional data buffers to the input or output mode.

Table 2-7 lists the various operating modes for the three PPI parallel I/O ports. Note that Port A (00C8) can be operated in Modes 0, 1, or 2; Port B (00CA) can be operated in Mode 0 or 1; Port C (00CC) can be operated in Mode 0.

**Table 3-13. PIT Rate Generator Frequencies and Timer Intervals**

	Single Timer <sup>1</sup> (Counter 0)		Single Timer <sup>2</sup> (Counter 1)		Dual Timer <sup>3</sup> (0 and 1 in Series)	
	Minimum	Maximum	Minimum	Maximum	Minimum	Maximum
Rate Generator (frequency)	18.75 Hz	614.4 kHz	2.344 Hz	76.8 kHz	0.00029 Hz	307.2 kHz
Real-Time Interrupt (interval)	1.63 μsec	53.3 msec	13 μsec	426.67 msec	3.26 μsec	58.25 minutes

**NOTES:**

- 1. Assuming a 1.23-MHz clock input.
- 2. Assuming a 153.6-kHz clock input.
- 3. Assuming Counter 0 has 1.23-MHz clock input.




### 3-30. CONTROL WORD FORMAT

The control word format shown in figure 3-12 is used to initialize the PPI to define the operating mode of the three ports. Note that the ports are separated into two groups. Group A (control word bits 3 through 6) defines the operating mode for Port A (00C8) and the upper four bits of Port C (00CC). Group B (control word bits 0 through 2) defines the operating mode for Port B (00CA) and the lower four bits of Port C (00CC). Bit 7 of the control word controls the mode set flag.

### 3-31. ADDRESSING

The PPI uses four consecutive even addresses (00C8



**Figure 3-12. PPI Control Word Format**

through 00CE) for data transfer, obtaining the status of Port C (00CC), and for port control. (Refer to table 3-3.)

### 3-32. INITIALIZATION

To initialize the PPI, write a control word to port 00CE. Refer to figure 3-12 and table 3-15 and assume that the control word is 92 (hexadecimal). This initializes the PPI as follows:

- Mode Set Flag active
- Port A (00C8) set to Mode 0 Input
- Port C (00CC) upper set to Mode 0 Output
- Port B (00CA) set to Mode 0 Input
- Port C (00CC) lower set to Mode 0 Output

### 3-33. OPERATION

After the PPI has been initialized, the operation is completed by simply performing a read or a write to the appropriate port.

**3-34. READ OPERATION.** A typical read subroutine for Port A is given in table 3-16.

**3-35. WRITE OPERATION.** A typical write subroutine for Port C is given in table 3-17. As shown in figure 3-13, any of the Port C bits can be selectively set or cleared by writing a control word to Port 00CE.

### 3-36. 8259A PIC PROGRAMMING

The 8259A PIC functions as an overall manager in an interrupt-driven system environment. It accepts requests from the peripheral equipment, determines which of the incoming requests is of the highest importance (priority), ascertains whether the incoming request has a higher priority value than the level currently being serviced, and may issue an interrupt to the CPU based on this determination.

The on-board master 8259A PIC handles up to eight vectored priority interrupts and has the capability of expanding the number of priority interrupts by cascading one or more of its interrupt input lines with slave 8259A PIC's. (Refer to paragraph 2-14.)

The basic functions of the PIC are to (1) resolve the priority of interrupt requests, (2) issue a single interrupt request to the CPU based on that priority, and (3) send the CPU a vectored restart address for servicing the interrupting device.

**Table 3-15. Typical PPI Initialization Subroutine**

```

;INTPAR INITIALIZES PARALLEL PORT MODES.
;DESTROYS-AL.

                PUBLIC   INTPAR

INTPAR:        MOV     AL,92H                ;MODE WORD TO PPI PORT A&B IN,C OUT
                OUT     0CEH,AL
                RET

                END
    
```

**Table 3-16. Typical PPI Port Read Subroutine**

```

;AREAD READS A BYTE FROM PORT A INTO REG AL.
;DESTROYS-AL.

                AREAD

AREAD:         IN      AL,0C8H              ;GET BYTE
                RET

                END
    
```

**Table 3-17. Typical PPI Port Write Subroutine**


```

;COUT OUTPUTS A BYTE FROM REG AL TO PORT C.
;USES-AL; DESTROYS-NOTHING.

                PUBLIC   COUT

COUT:          OUT     0CCH,AL             ;OUTPUT BYTE
                RET

                END
    
```



**Figure 3-13. PPI Port C Bit Set/Reset Control Word Format**

**3-37. INTERRUPT PRIORITY MODES**

The PIC can be programmed to operate in one of the following modes:

- a. Nested Mode
- b. Fully Nested Mode
- c. Automatic Rotating Mode
- d. Specific Rotating Mode
- e. Special Mask Mode
- f. Poll Mode

**3-38. NESTED MODE.** In this mode, the PIC input signals are assigned a priority from 0 through 7. The PIC operates in this mode unless specifically programmed otherwise. Interrupt IR0 has the highest priority and IR7 has the lowest priority. When an interrupt is acknowledged, the highest

priority request is available to the CPU. Lower priority interrupts are inhibited; higher priority interrupts will be able to generate an interrupt that will be acknowledged if the CPU has enabled its own interrupt input through software. The End-Of-Interrupt (EOI) command from the CPU is required to reset the PIC for the next interrupt.

**3-39. FULLY NESTED MODE.** This mode is used only when one or more PIC's are slaved to the master PIC, in which case the priority is conserved within the slave PIC's.

The operation in the fully nested mode is the same as the nested mode except as follows:

- a. When an interrupt from a slave PIC is being serviced, that particular PIC is not locked out from the master PIC priority logic. That is, further interrupts of higher priority within this slave PIC will be recognized and the master PIC will initiate an interrupt to the CPU.
- b. When exiting the interrupt service routine, the software must check to determine if another interrupt is pending from the same slave PIC. This is done by sending an End-Of-Interrupt (EOI) command to the slave PIC and then reading its In-Service (IS) register. If the IS register is clear (empty), an EOI command is sent to the master PIC. If the IS register is not clear (interrupt pending), no EOI command should be sent to the master PIC.

**3-40. AUTOMATIC ROTATING MODE.** In this mode, the interrupt priority rotates. Once an interrupt on a given input is serviced, that interrupt assumes the lowest priority. Thus, if there are a number of simultaneous interrupts, the priority will rotate among the interrupts in numerical order. For example, if interrupts IR4 and IR6 request service simultaneously, IR4 will receive the highest priority. After service, the priority level rotates so that IR4 has the lowest priority and IR5 assumes the highest priority. In the worst case, seven other interrupts are serviced before IR4 again has the highest priority. Of course, if IR4 is the only request, it is serviced promptly. The priority shifts when the PIC receives an End-Of-Interrupt (EOI) command.

**3-41. SPECIFIC ROTATING MODE.** In this mode, the software can change interrupt priority by specifying the bottom priority, which automatically sets the highest priority. For example, if IR5 is assigned the bottom priority, IR6 assumes the highest priority. In specific rotating mode, the priority can be rotated by writing a Specific Rotate at EOI (SEOI) command to the PIC. This command contains the BCD code of the interrupt being

serviced; that interrupt is reset as the bottom priority. In addition, the bottom priority interrupt can be fixed at any time by writing a command word to the appropriate PIC.

**3-42. SPECIAL MASK MODE.** One or more of the eight interrupt request inputs can be individually masked during the PIC initialization or at any subsequent time. If an interrupt is masked while it is being serviced, lower priority interrupts are inhibited. There are two ways to enable the lower priority interrupts:

- a. Write an End-Of-Interrupt (EOI) command.
- b. Set the Special Mask Mode.

The Special Mask Mode is useful when one or more interrupts are masked. If for any reason an input is masked while it is being serviced, the lower priority interrupts are disabled. However, it is possible to enable the lower priority interrupt with the Special Mask Mode. In this mode, the lower priority lines are enabled until the Special Mask Mode is reset. Higher priorities are not affected.

**3-43. POLL MODE.** In this mode the CPU internal Interrupt Enable flip-flop is clear (interrupts disabled) and a software subroutine is used to initiate a Poll command. In the Poll Mode, the addressed PIC treats an I/O Read Command as an interrupt acknowledge, sets its In-Service flip-flop if there is a pending interrupt request, and reads the priority level. This mode is useful if there is a common service routine for several devices.

### 3-44. STATUS READ

Interrupt request inputs are handled by the following three internal PIC registers:

- a. Interrupt Request Register (IRR), which stores all interrupt levels that are requesting service.
- b. In-Service Register (ISR), which stores all interrupt levels that are being serviced.
- c. Interrupt Mask Register (IMR), which stores the interrupt request lines which are masked.

These registers can be read by writing a suitable command word and then performing a read operation.

### 3-45. INITIALIZATION COMMAND WORDS

The on-board master PIC and each slave PIC requires a separate initialization sequence to work in a

particular mode. The initialization sequence requires three Initialization Command Words (ICW's) for a single PIC system and requires four ICW's for a master PIC with one to eight slaves. The ICW formats are shown in figure 3-14.

The first Initialization Command Word (ICW1), which is required in all modes of operation, consists of the following:

- a. Bits 0 and 4 are both 1's and identify the word as ICW1 for an 8086 CPU operation.
- b. Bit 1 denotes whether or not the PIC is employed in a multiple PIC configuration. For a single master PIC configuration (no slaves), bit 1=1; for a master with one or more slaves, bit 1=0.

**NOTE**

Bit 1=0 when programming a slave PIC.

- c. Bit 3 establishes whether the interrupts are requested by a positive-true level input or requested by a low-to-high input. This applies to all input requests handled by the PIC. In other words, if bit 3=1, a low-to-high transition is required to request an interrupt on any of the eight levels handled by the PIC.


The second Initialization Command Word (ICW2) represents the vectoring byte (identifier) and is required by the 8086 CPU during interrupt processing. ICW2 consists of the following:

- a. Bits D3-D7 (A11-A15) represent the five most significant bits of the vector byte. These are supplied by the programmer.
- b. Bits D0-D2 represent the interrupt level requesting service. These bits are provided by the 8259A during interrupt processing. These bits should be programmed as 0's when initializing the PIC.

**NOTE**

The 8086 CPU multiplies the vector byte by four. This value is then used by the CPU as the vector address.

Table 3-18 lists the vector byte contents for interrupts IR0-IR7.



NOTE 1: SLAVED ID IS EQUAL TO THE CORRESPONDING MASTER IR INPUT.  
NOTE 2: X INDICATED "DON'T CARE".

**Figure 3-14. PIC Initialization Command Word Formats**

**Table 3-18. Interrupt Vector Byte**

	D7	D6	D5	D4	D3	D2	D1	D0
IR7	A15	A14	A13	A12	A11	1	1	1
IR6	A15	A14	A13	A12	A11	1	1	0
IR5	A15	A14	A13	A12	A11	1	0	1
IR4	A15	A14	A13	A12	A11	1	0	0
IR3	A15	A14	A13	A11	A10	0	1	1
IR2	A15	A14	A13	A12	A11	0	1	0
IR1	A15	A14	A13	A12	A11	0	0	1
IR0	A15	A14	A13	A12	A11	0	0	0

The third Initialization Command Word (ICW3) is required only if bit 1=0 in ICW1, specifying that multiple PIC's are used; i.e., one or more PIC's are slaved to the on-board master PIC. ICW3 programming can be in one of two formats: master mode format and slave mode format.

- a. For master mode, the D0-D7 (S0-S7) bits correspond to the IR0-IR7 bits of the master PIC. For example, if a slave PIC is connected to the master PIC IR3 input, code bit 3=1.
- b. For a slave PIC, the D0-D2 (ID0-ID2) bits identify the master IR line that the slave PIC is connected to. The slave compares its cascade input (generated by the master PIC) with these bits and, if they are equal, the slave releases an interrupt vector byte upon the reception of the second INTA during interrupt processing. For example, if a slave is connected to the master interrupt line IR5, code bits ID0-ID2=101.

The fourth Initialization Command Word (ICW4), which is required for all modes of operation, consists of the following:

- a. Bit D0 is a 1 to identify that the word is for an 8086 CPU.
- b. Bit D1 (AEOI) programs the end-of-interrupt function. Code bit 1=1 if an EOI is to be automatically executed (hardware). Code Bit 1=0 if an EOI command is to be generated by software before returning from the service routine.
- c. Bit D2 (M/S) specifies if ICW4 is addressed to a master PIC or a slave PIC. For example, code bit 2=1 in ICW4 for the master PIC. If bit D3 (BUF) is zero, bit D2 has no function.
- d. Bit D3 (BUF) specifies whether the 8259A is operating in the buffered or nonbuffered mode. For example, code bit 3=1 for buffered mode.

The master PIC in an iSBC 86/12A, with or without slaves, must be operated in the buffered mode.

- e. Bit D4 (FNM) programs the nested or fully nested mode. (Refer to paragraphs 3-38 and 3-39).

In summary, three or four ICW's are required to initialize the master and each slave PIC. Specifically

- Master PIC — No Slaves

ICW1  
ICW2  
ICW4

- Master PIC — With Slave(s)

ICW1  
ICW2  
ICW3  
ICW4

- Each Slave PIC

ICW1  
ICW2  
ICW3  
ICW4

### 3-46. OPERATION COMMAND WORDS

After being initialized, the master and slave PIC's can be programmed at any time for various operating modes. The Operation Command Word (OCW) formats are shown in figure 3-15 and discussed in paragraph 3-49.

### 3-47. ADDRESSING

The master PIC uses Port 00C0 or 00C2 to write initialization and operation command words and Port 00C4 or 00C6 to read status, poll, and mask bytes. Addresses for the specific functions are provided in table 3-3.

Slave PIC's, if employed, are accessed via the Multibus interface and their addresses are determined by the hardware designer.

### 3-48. INITIALIZATION

To initialize the PIC's (master and slaves), proceed as follows (table 3-19 provides a typical PIC initialization subroutine for a PIC operated in the non-bus vectored mode; tables 3-20 and 3-21 are typical master PIC and slave PIC initialization subroutines for the bus vectored mode):

- a. Disable system interrupts by executing a CLI (Clear Interrupt Flag) instruction.
- b. Initialize master PIC by writing ICW's in the following sequence:
  - (1) Write ICW1 to Port 00C0 and ICW2 to Port 00C2.
  - (2) If slave PIC's are used, write ICW3 and ICW4 to Port 00C2. If no slave PIC's are used, omit ICW3 and write ICW4 only to Port 00C2.
- c. Initialize *each* slave PIC by writing ICW's in the following sequence: ICW1, ICW2, ICW3, and ICW4.





Figure 3-15. PIC Operation Control Word Formats

**Table 3-19. Typical PIC Initialization Subroutine (NBV Mode)**

```

;INT59 INITIALIZES THE PIC. A 32-BYTE ADDRESS BLOCK BEGINNING WITH
;00020H IS SET UP FOR INTERRUPT SERVICE ROUTINES.
;PIC MASK IS SET, DISABLING ALL PIC INTERRUPTS.
;PIC IS IN FULLY NESTED MODE, NON-AUTO EOI.
;USES SMASK; DESTROYS-A.

                PUBLIC  INT59
                EXTRN   SMASK

INT59:  MOV     AL,13H
        OUT     0C0H,AL           ;ICW1 TO PIC
        MOV     AL,08H
        OUT     0C2H,AL           ;ICW2 TO PIC
        MOV     AL,1DH
        OUT     0C2H,AL           ;ICW4 TO PIC
        MOV     AL,0FFH
        CALL    SMASK
        RET

        END

```

**Table 3-20. Typical Master PIC Initialization Subroutine (BV Mode)**

```

;INTMA INITIALIZES MASTER PIC WITH A SINGLE SLAVE ATTACHED
;TO THE 0 LEVEL INTERRUPT INPUT.
;PIC MASK IS SET WITH ALL PIC INTERRUPTS DISABLED.
;MASTER PIC IS FULLY NESTED, NON-AUTO EOI.
;USES SMASK; DESTROYS AL.

                PUBLIC  INTMA
                EXTRN   SMASK

INTMA:  MOV     AL,11H           ;ICW1
        OUT     0C0H,AL
        MOV     AL,08H           ;ICW2
        OUT     0C2H,AL
        MOV     AL,01H           ;ICW3
        OUT     0C2H,AL
        MOV     AL,1DH           ;ICW4
        OUT     0C2H,AL
        MOV     AL,0FFH
        CALL    SMASK
        RET

        END

```

**Table 3-21. Typical Slave PIC Initialization Subroutine (BV Mode)**

```

;INTSL INITIALIZES A SLAVE PIC LOCATED AT ADDRESS BLOCK
;BEGINNING WITH 00040H.
;PIC IS FULLY NESTED, NON-AUTO EOI.
;PIC IS IDENTIFIED AS SLAVE 0.
;USES-SETI, DESTROYS-AL.

                PUBLIC  INTSL

INTSL:  MOV     AL,11H           ;ICW1
        OUT     0C0H,AL
        MOV     AL,10H           ;ICW2
        OUT     0C2H,AL
        MOV     AL,00H           ;ICW3
        OUT     0C2H,AL
        MOV     AL,19H           ;ICW4
        OUT     0C2H,AL
        RET

        END

```

- d. Enable system interrupts by executing an STI (Set Interrupt Flag) instruction.

**NOTE**

Each PIC independently operates in the nested mode (paragraph 3-38) after initialization and before an Operation Control Word (OCW) programs it otherwise.

**3-49. OPERATION**

After initialization, the master PIC and slave PIC's can independently be programmed at any time by an Operation Command Word (OCW) for the following operations:

- a. Auto-rotating priority.
- b. Specific rotating priority.

- c. Status read of Interrupt Request Register (IRR).
- d. Status read of In-Service Register (ISR).
- e. Interrupt mask bits are set, reset, or read.
- f. Special mask mode set or reset.

Table 3-22 lists details of the above operations. Note that an End-Of-Interrupt (EOI) or a Special End-Of-Interrupt (SEOI) command is required at the end of each interrupt service routine to reset the ISR. The EOI command is used in the fully nested and auto-rotating priority modes and the SEOI command, which specifies the bit to be reset, is used in the specific rotating priority mode. Tables 3-23 through 3-27 provide typical subroutines for the following:

- a. Read IRR (table 3-23).
- b. Read ISR (table 3-24).

**Table 3-22. PIC Operation Procedures**

Operation	Procedure																																																
Auto-Rotating Priority Mode	<p>To set: In OCW2, write a Rotate Priority at EOI command (A0H) to Port 00C0.</p> <p>Terminate interrupt and rotate priority: In OCW2, write EOI command (20H) to Port 00C0.</p>																																																
Specific Rotating Priority Mode	<p>To set: In OCW2, write a Rotate Priority at SEOI command in the following format to Port 00C0:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td> </tr> <tr> <td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>L2</td><td>L1</td><td>L0</td> </tr> </table> <p style="text-align: center;">BCD of IR line to be reset and/or put into lowest priority.</p> <p>To terminate interrupt and rotate priority: In OCW2, write an SEOI command in the following format to Port 00C0.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td> </tr> <tr> <td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>L2</td><td>L1</td><td>L0</td> </tr> </table> <p style="text-align: center;">BCD of ISR flip-flop to be reset.</p> <p>To rotate priority without EOI: In OCW2, write a command word in the following format to Port 00C0:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td> </tr> <tr> <td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>L2</td><td>L1</td><td>L0</td> </tr> </table> <p style="text-align: center;">BCD of bottom priority IR line.</p>	D7	D6	D5	D4	D3	D2	D1	D0	1	1	1	0	0	L2	L1	L0	D7	D6	D5	D4	D3	D2	D1	D0	0	1	1	0	0	L2	L1	L0	D7	D6	D5	D4	D3	D2	D1	D0	1	1	0	0	0	L2	L1	L0
D7	D6	D5	D4	D3	D2	D1	D0																																										
1	1	1	0	0	L2	L1	L0																																										
D7	D6	D5	D4	D3	D2	D1	D0																																										
0	1	1	0	0	L2	L1	L0																																										
D7	D6	D5	D4	D3	D2	D1	D0																																										
1	1	0	0	0	L2	L1	L0																																										



**Table 3-22. PIC Operation Procedures (Continued)**

Operation	Procedure																
<p>Interrupt Request Register (IRR) Status</p>	<p>The IRR stores a "1" in the associated bit for each IR input line that is requesting an interrupt. To read the IRR (refer to footnote):</p> <p>(1) Write 0AH to Port 00C0.                      (2) Read Port 00C0. Status is as follows:</p> <table border="1" data-bbox="862 478 1369 527"> <tr> <td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td> </tr> </table> <p>IR Line:      7    6    5    4    3    2    1    0</p>	D7	D6	D5	D4	D3	D2	D1	D0								
D7	D6	D5	D4	D3	D2	D1	D0										
<p>In-Service Register (ISR) Status</p>	<p>The ISR stores a "1" in the associated bit for priority inputs that are being serviced. The ISR is updated when an EOI command is issued. To read the ISR (refer to footnote):</p> <p>(1) Write 0BH to Port 00C0.                      (2) Read Port 00C0. Status is as follows:</p> <table border="1" data-bbox="862 787 1369 835"> <tr> <td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td> </tr> </table> <p>IR Line:      7    6    5    4    3    2    1    0</p> <p>Be sure to reset ISR bit at end-of-interrupt when in the following modes:                      Auto-Rotating (both types) and Special Mask. To reset ISR in OCW2, write:</p> <table border="1" data-bbox="862 1066 1369 1115"> <tr> <td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td> </tr> </table> <p>0    1    1    0    0    L2    L1    L0</p> <p>BCD identifies bit to be reset.</p>	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0										
D7	D6	D5	D4	D3	D2	D1	D0										
<p>Interrupt Mask Register</p>	<p>To set mask bits in OCW1, write the following mask byte to Port 00C2:</p> <table border="1" data-bbox="862 1350 1369 1398"> <tr> <td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td> </tr> </table> <p>IR Bit Mask:      M7   M6   M5   M4   M3   M2   M1   M0                      1 = Mask Set, 0 = Mask Reset</p> <p>To read mask bits, read Port 00C2.</p>	D7	D6	D5	D4	D3	D2	D1	D0								
D7	D6	D5	D4	D3	D2	D1	D0										
<p>Special Mask Mode</p>	<p>The Special Mask Mode enables desired bits that have been previously masked; lower priority bits are also enabled.</p> <p>To set, write 68H to Port 00C0.                      To reset, write 48H to Port 00C0.</p>																
<p><b>NOTE:</b>                      If previous operation was addressed to same register, it is not necessary to rewrite the OCW.</p>																	

- c. Set mask register (table 3-25).
- d. Read mask register (table 3-26).
- e. Issue EOI command (table 3-27).

**3-50. HARDWARE INTERRUPTS**

The 8086 CPU includes two hardware interrupt inputs, NMI and INTR, classified as non-maskable and maskable, respectively.

**3-51. NON-MASKABLE INTERRUPT (NMI)**

The NMI input has the higher priority of the two interrupt inputs. A low-to-high transition on the NMI input will be serviced at the end of the current instruction or between whole moves of a block-type instruction. Worst-case response to NMI is during a multiply, divide, or variable shift instruction.

When the NMI input goes active, the CPU performs the following:

- a. Pushes the Flag registers onto the stack (same as a PUSHF instruction).
- b. If not already clear, clears the Interrupt Flag (same as a CLI instruction); this disables maskable interrupts.
- c. Transfers control with an indirect call through vector location 00008.

The NMI input is intended only for catastrophic error handling such as a system power failure. Upon completion of the service routine, the CPU automatically restores the flags and returns to the main program.

**Table 3-23. Typical PIC Interrupt Request Register Read Subroutine**

```

;RR0 READS PIC INTERRUPT REQUEST REG.
;DESTROYS-AL.

                PUBLIC   RR0

RR0:            MOV     AL,0AH                ;OCW3 RR INSTRUCTION TO PIC
                OUT     0C0H,AL
                IN      AL,0C0H
                RET

                END
    
```

**Table 3-24. Typical PIC In-Service Register Read Subroutine**

```

;RIS0 READS PIC IN-SERVICE REGISTER.
;DESTROYS-A.

                PUBLIC   RIS0

RIS0:           MOV     AL,0BH                ;OCW3 RIS INSTRUCTION TO PIC
                OUT     0C0H,AL
                IN      AL,0C0H
                RET

                END
    
```

**Table 3-25. Typical PIC Set Mask Register Subroutine**

```

;SMASK STORES AL REG INTO PIC MASK REG.
;A ONE MASKS OUT AN INTERRUPT, A ZERO ENABLES IT.
;USES-AL, DESTROYS-NOTHING.

                PUBLIC   SMASK

SMASK:          OUT     0C2H,AL

                END
    
```

Table 3-26. Typical PIC Mask Register Read Subroutine

				;RMASK READS PIC MASK REG INTO AL REG.
				;DESTROYS-AL.
			PUBLIC	RMASK
RMASK:	IN			AL,0C2H
	RET			
	END			

Table 3-27. Typical PIC End-Of-Interrupt Command Subroutine

				;EOI ISSUES END-OF-INTERRUPT TO PIC.
				;DESTROYS-AL.
			PUBLIC	EOI
EOI:	MOV	AL,20H		;NON-SPECIFIC EOI
	OUT	0C0H,AL		
	RET			
	END			

### 3-52. MASKABLE INTERRUPT (INTR)

The INTR input has the lower priority of the two interrupt inputs. A high level on the INTR input will be serviced at the end of the current instruction or at the end of a whole move for a block-type instruction.

When INTR goes active, the CPU performs the following (assuming the Interrupt Flag is set):

- Issues two acknowledge signals; upon receipt of the second acknowledge signal, the interrupting device (master or slave PIC) will respond with a one-byte interrupt identifier.
- Pushes the Flag registers onto the stack (same as a PUSHF instruction).
- Clears the Interrupt Flag, thereby disabling further maskable interrupts.
- Multiplies by four (4) the binary value (X) contained in the one-byte identifier from the interrupting device.
- Transfers control with an indirect call through location 4X.

Upon completion of the service routine, the CPU automatically restores its flags and returns to the main program.

**3-53. MASTER PIC BYTE IDENTIFIER.** The master (on-board) PIC responds to the second acknowledge signal from the CPU only if the interrupt request is from a non-slaved device; i.e., a

device that is connected directly to one of the master PIC IR inputs. The master PIC has eight IR inputs numbered IR0 through IR7, which are identified by a 3-bit binary number. Thus, if an interrupt request occurs on IR5, the master PIC responds to the second acknowledge signal from the CPU by outputting the byte 00000101<sub>2</sub>(05<sub>H</sub>). The CPU multiplies this value by four and transfers control with an indirect call through 00010100<sub>2</sub>(14<sub>H</sub>).

**3-54. SLAVE PIC BYTE IDENTIFIER.** Each slave PIC is initialized with a 3-bit identifier (ID) in ICW3. These three bits will form a part of the byte identifier transferred to the CPU in response to the second acknowledge signal.

The slave PIC requests an interrupt by driving the associated master PIC IR line. The master PIC, in turn, drives the CPU INTR input high and the CPU outputs the first of two acknowledge signals. In response to the first acknowledge signal, the master PIC outputs a 3-bit binary code to slaved PIC's; this 3-bit code allows the appropriate slave PIC to respond to the second acknowledge signal from the CPU.

Assume that the slave PIC has the ID code 111<sub>2</sub> assigned in ICW3, and that the device requesting service is driving the IR2 line (010). Thus, in response to the second acknowledge signal, the slave PIC outputs 00111010<sub>2</sub>(3A<sub>H</sub>). The CPU multiplies this value by four and transfers control with an indirect call through 11101000<sub>2</sub>(E8<sub>H</sub>).



# CHAPTER 4 PRINCIPLES OF OPERATION

## 4-1. INTRODUCTION

This chapter provides a functional description and a circuit analysis of the iSBC 86/12A Single Board Computer. Figures 4-1 and 4-2, located at the end of this chapter, are simplified foldout logic diagrams that illustrate the functional interface between the 8086 microprocessor (CPU) and the on-board facilities and between the CPU and the system facilities via the Multibus interface. Also shown in figure 4-2 is the Dual Port Control Logic that allows the iSBC 86/12A board to function in a master/slave relationship with the Multibus interface to allow another bus master to access the on-board dual port RAM.

## 4-2. FUNCTIONAL DESCRIPTION

A brief description of the functional blocks of logic comprising the iSBC 86/12A board is given in the following paragraphs. An operational circuit analysis is given beginning with paragraph 4-13.

## 4-3. CLOCK CIRCUITS

The clock circuit composed of A16, A17, and A18 is stabilized by a 22.1184-MHz crystal. This circuit provides nominal 153.6-kHz, 1.23-MHz, and 2.46-MHz optional clock frequencies to the 8253 Programmable Interval Timer (PIT); 2.46-MHz Baud rate clock to the 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART); and a 22.12-MHz clock frequency to the Dual Port Control Logic and RAM Controller.

The clock circuit composed of A80 and A63 is stabilized by an 18.432-MHz crystal. This circuit divides the crystal frequency by two to provide the nominal 9.22-MHz Bus Clock (BCLK/) and Constant Clock (CCLK/) signals to the Multibus interface. (The BCLK/ signal is also used by the 8289 Bus Arbiter.) Removable jumpers are provided to allow this clock circuit to be disabled if some other source supplies BCLK/ and CCLK/ to the Multibus interface.

Clock generator A38 is stabilized by a 15-MHz crystal and provides a nominal 5-MHz clock to CPU A39, Status Decoder A81, Bus Arbiter A82, and Bus Command Decoder A83. Clock A38 also provides a reset signal on power-up and when commanded to do so by an optional signal supplied via auxiliary

connector P2. The RESET signal initializes the system as well as certain iSBC 86/12A board components to a known internal state.

## 4-4. CENTRAL PROCESSOR UNIT

The 8086 Microprocessor (CPU A39), which is the heart of the single board computer, performs the system processing functions and generates the address and control signals required to access memory and I/O devices. Control signals S0, S1, and S2 are driven by the CPU and decoded by Status Decoder A81 to develop the various signals required to control the board. The CPU AD0-AD15 pins are used to multiplex the 16-bit input/output data and the lower 16-bits of the address. During the first part of a transfer cycle, for example, the lower 16-bits (AD0-AD15) and the upper 4-bits (AD16-AD19) are strobed into Address Latch A40/41/57 by the Address Latch Enable (ALE) signal. (The ALE signal is derived by decoding S0, S1, and S2.) The Address Latch outputs form the 20-bit address bus AB0-AB13; i.e., AB0-ABF and AB10-AB13. During the remainder of the transfer cycle, the AD0-AD15 pins of the CPU are used to form the 16-bit data bus AD0-ADF.

## 4-5. INTERVAL TIMER

The 8253 Programmable Interval Timer (PIT) includes three independently controlled counters that provide optional (jumper selectable) timing inputs to the on-board I/O devices and the CPU interrupts. The clock frequency of 2.46 MHz, 1.23 MHz, or 153.6 kHz, which is derived from the clock circuit composed of A16, A17, and A18, provides the basic timing input.

Counter 2 provides timing for the serial I/O port (8251A USART). This counter, in conjunction with the USART, can provide programmable Baud rates from 110 to 9600. Counter 0 can be used in one of two ways: (1) as a clock generator it can be buffered to provide an external user-defined clock or (2) as an interval timer to generate a CPU interrupt. Counter 1, which is the system interval timer and can also generate an interrupt, has a range of 1.6 microseconds to 853.3 milliseconds. If longer times are needed, Counters 0 and 1 can be cascaded to provide a single timer with a maximum delay of over 7 hours.

#### 4-6. SERIAL I/O

The 8251A USART provides RS232C compatibility and is configured as a data terminal. Synchronous or asynchronous mode, character size, parity bits, stop bits, and Baud rates are all programmable. Data, clocks and control lines to and from connector J2 are buffered.

#### 4-7. PARALLEL I/O

The 8255A Programmable Peripheral Interface provides 24 programmable I/O lines. Two IC sockets are provided so that, depending on the application, TTL drivers or I/O terminators may be installed to complete the interface to connector J1. The 24 lines are grouped into three ports of eight lines each; these ports can be programmed to be simple I/O ports, strobed I/O ports with handshaking, or one port can be programmed as a bidirectional port with control lines. The iSBC 86/12A board includes various optional functions controlled by the parallel I/O lines such as an RS232C interface line, timer gate control lines, bus override, strobed I/O port interrupts, and one Multibus interface interrupt.

#### 4-8. INTERRUPT CONTROLLER

The 8259A Programmable Interrupt Controller (PIC) handles up to eight vectored priority interrupts. The 8259A PIC provides the capability to expand the number of priority interrupts by cascading each interrupt line with another 8259A PIC. (Refer to figure 2-2.) This is done by programming the master PIC (the one on the iSBC 86/12A board) so that an interrupt line (e.g., IR3) is connected to a slave PIC (the one interfaced to the master PIC via the Multibus interface). If an IR3 interrupt is sensed by the master PIC, it will allow the slave PIC to send the restart vector address to the CPU. Each interrupt line into the master PIC can be individually programmed to be a non-bus vectored (NBV) interrupt line (master PIC generates the restart address) or a bus vectored (BV) interrupt (cascaded to a slave PIC which generates the restart address). The iSBC 86/12A board can handle eight on-board or single Multibus interface interrupt lines (an interrupt line which does not have a slave PIC connected to it) or, with the aid of eight slave PIC's, expand the number of interrupts to 64. All 64 interrupts must be processed through the slave PIC's and must therefore be external to the iSBC 86/12A board.

There are nine jumper-selectable interrupt sources: serial I/O port (2), parallel I/O interface (2), timers (2), external via J1 (1), power fail (1), and Multibus interface time out (1). The eight Multibus interface

interrupt lines (INT0/-INT7/) can be connected to the master PIC to provide 8 to 64 bus interrupt levels. The user can map interrupt sources into interrupt levels by hardware jumpers. The iSBC 86/12A board can also generate one Multibus interface interrupt that is controlled by an 8255A PPI output bit.

### NOTE

The 86/12A board must be capable of Multibus interface access when using interrupts.

#### 4-9. ROM/EPROM CONFIGURATION

IC sockets A28, A29, A46, and A47 are provided for user installation of ROM or EPROM chips; jumpers are provided to accommodate either 2K, 4K, or 8K chips. The ROM/EPROM address space is located at the top of the 1-megabyte memory space because the 8086 CPU branches to FFFF0 after a reset. Starting addresses for the different ROM/EPROM configurations are FF000 (using 2K chips), FE000 (using 4K chips), and FC000 (using 8K chips).

When the iSBC 340 Multimodule EPROM board is installed, the starting address is F8000.

#### 4-10. RAM CONFIGURATION

The iSBC 86/12A board includes 32K bytes of read/write memory composed of sixteen 2117 Dynamic RAM chips and an 8202A RAM Controller. If the iSBC 300 Multimodule RAM board is installed, the read/write memory is expanded to 64k bytes of memory composed of thirty-two 2117 dynamic RAM chips and an 8202A RAM Controller.

The Dual Port Control Logic interfaces the RAM with the Multibus interface so that the iSBC 86/12A board can perform as a slave RAM device when not acting as a bus master. This dual port is designed to maximize the CPU throughput by defaulting control to the CPU when not in demand. Each time a bus master generates a memory request to the dual port RAM via the Multibus interface, the RAM must be taken away from the CPU (when the CPU is not using it). When the slave request is completed, the control of the RAM returns to the CPU.

The dual port consists of CPU address and data buffers and decoder; bidirectional address and data bus (Multibus interface) drivers; slave RAM address decoder/translator; control logic; and the RAM and RAM controller.

The CPU address and data buffers separate the on-board bus (I/O and ROM/EPROM) from the dual port bus. On-board RAM addresses (as seen by the CPU) are (assigned from the bottom up) 00000-07FFF. If the iSBC 300 Multimodule RAM board is installed, the on-board RAM addresses are 00000-0FFFF.

The address bus drivers and data bus drivers separate the dual port bus from the Multibus interface. The slave RAM address decoder is separate from the CPU RAM address decoder to provide independent Multibus interface address selection that can be located throughout the 1-megabyte address space. The slave RAM address is selected by specifying the base address and memory size. The base address can be on any 8K boundary (16K boundary if iSBC 300 Multimodule RAM board is installed) with the exception that the memory space cannot extend across a 128K boundary. The memory size specifies the amount of Dual Port RAM accessible by the Multibus interface and is switch selectable in 8K increments (16K increments if iSBC 300 Multimodule RAM board is installed). This provides the capability to reserve sections of the dual port RAM for use only by the CPU and frees up the address space. Regardless of what base address is selected, the slave RAM address is mapped into an on-board RAM address (as seen by the CPU). (Refer to figure 2-1.)

#### 4-11. BUS STRUCTURE

The iSBC 86/12A board architecture is organized around a three-bus hierarchy: the on-board bus, the dual port bus, and the Multibus interface. (Refer to figure 4-3.) Each bus can communicate only within itself and an adjacent bus, and each bus can operate independently of each other. The performance of the iSBC 86/12A board is directly related to which bus it must go to perform an operation; that is, the closer the bus to the on-board bus, the better the performance.




Figure 4-3. Internal Bus Structure

The iSBC 86/12A board operates at a 5-MHz CPU cycle and requires one to three wait states for all on-board system accesses. (A RAM write requires three wait states; a RAM read requires two wait states; and a ROM/EPROM or I/O operation requires one wait state.) However, the pipeline effect of the 8086 CPU effectively “hides” these wait states.

The core of the iSBC 86/12A board bus architecture is the on-board bus, which connects the CPU to all on-board I/O devices, ROM/EPROM, and the dual port RAM bus. Activity on this bus does not require control of the outer buses, thus permitting independent execution of on-board activities. Activities at this level require no bus overhead and operate at maximum board performance.

The next bus in the hierarchy is the dual port bus. This bus controls the dynamic RAM and communicates with the on-board bus and the Multibus interface. The dual port bus can be in one of three states:

- a. State 1 — On-board bus is controlling it but not using it (not busy).
- b. State 2 — On-board bus is controlling it and using it (busy).
- c. State 3 — Multibus interface is controlling it and using it (busy).

State 1 is the idle state of the dual port bus and is left in control of the on-board bus to minimize delays when the CPU needs it. When the on-board bus requires the dual port bus to access RAM, the dual port bus control logic will go from State 1 to State 2. (If the dual port bus is busy, it will wait until it is not busy.) Activity at this level requires a minimum of bus overhead and the RAM performance is designed to equal that of on-board activity (if the dual port bus is not busy when the on-board bus requests it). The dual port bus control logic returns to State 1 when the CPU completes its operation. This level of bus activity operates independently of the Multibus interface activity (if the Multibus interface does not need the dual port bus).

When the Multibus interface requests the dual port bus, the control logic goes from State 1 to 3 (it will wait if busy) in about 150 nanoseconds and, upon completion, returns to State 1. The Multibus interface use of the dual port bus is independent of the on-board activity.

When the on-board bus needs the Multibus interface, it must go through the dual port bus to the Multibus interface. The on-board bus uses the dual port bus only to communicate with the Multibus interface and leaves the dual port bus in State 1. Activity at this level requires a minimum 200-nanosecond overhead for Multibus interface exchange.

#### 4-12. MULTIBUS INTERFACE

The iSBC 86/12A board is completely Multibus interface compatible and supports both 8-bit and 16-bit operations. The Multibus interface includes the Bus Arbiter A82, Bus Command Decoder A83, bidirectional address bus and data bus drivers, and interrupt drivers and receivers. The Bus Arbiter allows the iSBC 86/12A board to operate as a bus master in the system in which the 8086 CPU can request the Multibus interface when a bus resource is needed.

#### 4-13. CIRCUIT ANALYSIS

The schematic diagram for the iSBC 86/12A board is given in figure 5-2. The schematic diagram consists of 11 sheets, each of which includes grid coordinates. Signals that traverse from one sheet to another are assigned grid coordinates at both the signal source and signal destination. For example, the grid coordinates 2ZB1 locate a signal source (or signal destination as the case may be) on sheet 2 zone B1.

Both active-high and active-low signals are used. A signal mnemonic that ends with a virgule (e.g., DAT7/) denotes that the signal is active low ( $\leq 0.4V$ ). Conversely, a signal mnemonic without a virgule (e.g., ALE) denotes that the signal is active high ( $\geq 2.0V$ ).

Figures 4-1 and 4-2 at the end of this chapter are simplified logic diagrams of the input/output, interrupt, and memory sections. These diagrams will be helpful in understanding both the addressing scheme and the internal bus structure of the board.

#### 4-14. INITIALIZATION

When power is applied in a start-up sequence, the contents of the 8086 CPU program counter, program status word, interrupt enable flip-flop, etc., are subject to random factors and cannot be predicted. For this reason, a power-up sequence is used to set the CPU, Bus Arbiter, and I/O ports to a known internal state.

When power is initially applied to the iSBC 86/12A board, capacitor C26 (2ZD6) begins to charge through resistor R9. The charge developed across C26 is sensed by a Schmitt trigger, which is internal to Clock Generator A38. The Schmitt trigger converts the slow transition appearing at pin 11 into a clean, fast-rising synchronized RESET signal at pin 10. The RESET signal is inverted by A48-6 to develop RESET/ and INIT/. The RESET/ signal automatically sets the 8086 CPU program counter to FFFF0 and clears the interrupt enable flip-flop; resets the parallel I/O ports to the input mode; resets the serial I/O port to the "idle" mode; and resets the Bus

Arbiter (outputs are tristated). The INIT/ signal is transmitted over the Multibus interface to set the entire system to a known internal state.

The initialization described above can be performed at any time by inputting an AUX RESET/ signal via auxiliary connector P2.

#### 4-15. CLOCK CIRCUITS

The 5-MHz CLK is developed by Clock Generator A38 (2ZC6) in conjunction with crystal Y2. This clock is the time base for CPU A39, Status Decoder A81, Bus Arbiter A82, and Bus Command Decoder A83.

The time base for Bus Clock (BCLK/) and Constant Clock (CCLK/) is provided by Clock Generator A80 (10ZB5) and crystal Y3. The 18.432-MHz crystal frequency is divided by A63 and driven onto the Multibus interface through jumpers E105-E106 and E103-E104. The BCLK/ signal is also used as a clock input to the Bus Arbiter A82.

The time base for the remaining functions on the board is provided by clock Generator A17 (7ZA6) and crystal Y1. The nominal 22.12-MHz crystal frequency appearing at the OSC output of A17 is buffered and supplied to the Dual Port Control Logic and to RAM Controller A70. Clock Generator A17 also divides the crystal frequency by nine to develop a 2.46-MHz clock at its  $\Phi 2TTL$  output. The 2.46-MHz clock is applied directly to the clock input of the 8251A USART and applied through A18 to provide a selectable clock for the 8253 PIT. Divider A16 divides the 2.46 MHz clock by two and by nine, respectively, to produce 1.23-MHz and 153.6-kHz selectable clocks for the 8253 PIT.

#### 4-16. 8086 CPU TIMING

The 8086 CPU uses the 5-MHz clock input to develop the timing requirements for various time-dependent functions described in following paragraphs.


**4-17. BASIC TIMING.** Each CPU bus cycle consists of at least four clock (CLK) cycles referred to as T1, T2, T3, and T4. The address is emitted from the CPU during T1 and data transfer occurs on the bus during T3 and T4; T2 is used primarily for changing the direction of the bus during read operations. In the event that a "not ready" indication is given by the addressed device, "wait" states (TW) are inserted between T3 and T4. Each inserted TW state is of the same duration as a CLK cycle. Periods can occur between CPU-driven bus cycles; these periods are referred to as "idle" states (TI) or inactive CLK cycles. The processor uses TI states for internal housekeeping.

**4-18. BUS TIMING.** The CPU generates status signals S0, S1, and S2 during T1 of every machine cycle. These status signals are used by Status Decoder A81, Bus Arbiter A82, and Bus Command Decoder A83 to identify the following types of machine cycles.

S2	S1	S0	CPU Machine Cycle
0	0	0	Interrupt Acknowledge
0	0	1	I/O Read
0	1	0	I/O Write
0	1	1	Halt
1	0	0	Code Access
1	0	1	Memory Read
1	1	0	Memory Write
1	1	1	Passive

A read cycle begins in T1 with the assertion of the Address Latch Enable (ALE) signal and the emission of the address. (Refer to figure 4-4.) The trailing edge of the ALE signal latches the address into Address Latch A40/41/57 (2ZB2). (The BHEN/ signal and address bit AD0 address the low byte, high byte, or both bytes.) The Data Transmit/Receive

(DT/ $\bar{R}$ ) signal, which is asserted at the end of T1, is used to set up the various data buffers and data bus drivers for a CPU read operation. The Memory Read Command (MRDC/) or I/O Read Command (IORC/) is asserted from the beginning of T2 to the beginning of T4. At the beginning of T3, the AD0-AD15 lines of the local bus are switched to the "data" mode and the Data Enable (DEN) signal is asserted. (The DEN signal enables the data buffers.) The CPU examines the state of its READY input during the last half of T3. If its READY input is high (signifying that the addressed device has placed data on the data lines), the CPU proceeds into T4; if its READY input is low, the CPU enters a wait (TW) state and stays there until READY goes high. The external effect of using the READY input is to preserve the exact state of the CPU at the end of T3 for an integral number of clock periods before finishing the transfer cycle. This 'stretching' of the system timing, in effect, increases the allowable access time for memory or I/O devices. By inserting TW states, the CPU can accommodate slower memory or slower I/O devices. The CPU accepts the data and terminates the command in T4; the DEN signal then goes false and the data buffers are tristated.



NOTE: INTA/, AMWC/, MWTC/, AIOWC/, IOWC/ = V<sub>OH</sub>

\*DENOTES CPU INPUT OR OUTPUT  
 \*\*DENOTES STATUS DECODER A81 OUTPUT SIGNAL


Figure 4-4. CPU Read Timing



A write cycle begins in T1 with the assertion of the ALE signal and the emission of the address. (Refer to figure 4-5.) The trailing edge of ALE latches the address into the address latch as described for a read cycle. The DT/ $\bar{R}$  signal remains high throughout the entire write cycle to set up the data buffers and data bus drivers for a CPU write operation. Status Decoder A81 (3ZB4) provides two types of write strobe signals: advanced (AMWT/ and AIOWC) and normal (MWTC/ and IOWC/). As shown in figure 4-5, the advanced memory and advanced I/O write strobes are issued one clock cycle earlier than the normal memory and I/O write strobes. (The iSBC 86/12A board doesn't use advanced I/O write strobe AIOWC/.) At the beginning of T2, the advanced write and DEN signals are asserted and the AD0-AD15 lines of the local bus are switched to the "data" mode. (The DEN signal enables the data buffers.) The CPU then places the data on the AD0-AD15 lines and, at the beginning of T3, the normal write strobe is


issued. The CPU examines the state of its READY input during the last half of T3. When READY goes high (signifying that the addressed device has accepted the data), the CPU enters T4 and terminates the write strobe. DEN then goes false and the data buffers are tristated.

The CPU interrupt acknowledge (INTA) cycle timing is shown in figure 4-6. Two back-to-back INTA cycles are required for each interrupt initiated by the 8259A PIC or by a slave 8259A PIC cascaded to the master PIC. The INTA cycle is similar to a read cycle. The basic difference is that an INTA/ signal is asserted instead of an MRDC/ or IORC/ signal and the address bus is floated. In the second INTA cycle, a byte of information (supplied by the 8259A PIC) is read from "data" lines AD0-AD7. This byte, which identifies the interrupting source, is multiplied by four by the CPU and used as a pointer into an interrupt vector look-up table.



- NOTES:  
 1. INTA/, IORC/, MRDC/, DT/ $\bar{R}$  =  $V_{OH}$ .  
 2. FLOATS ONLY IF ENTERING A "HOLD" CONDITION.  
 \*DENOTES CPU INPUT OR OUTPUT  
 \*\*DENOTES STATUS DECODER A81 OUTPUT

Figure 4-5. CPU Write Timing



NOTES:  
 1. MRDC/, IORC/, AMWC/, MWTC/, AIOWC/, IOWC/ = V<sub>OH</sub>; BHEN/ = V<sub>OL</sub>  
 2. THE TWO INTA CYCLES RUN BACK-TO-BACK. THUS, THE LOCAL BUS IS FLOATING WHEN THE SECOND INTA CYCLE IS ENTERED.

\*DENOTES CPU INPUT OR OUTPUT  
 \*\*DENOTES STATUS DECODER A81 OUTPUT

Figure 4-6. CPU Interrupt Acknowledge Cycle Timing

#### 4-19. ADDRESS BUS

The address bus is shown in weighted lines in figures 4-1 and 4-2. The 20-bit address (AD0-AD19) is output by CPU A39 (2ZB4) during the first clock cycle (T1) of the memory or I/O instruction. The trailing edge of the Address Latch Enable (ALE) signal, output by Status Decoder A81 (3ZB4) during T1, strobes and latches the address into Latch A40/41/57 (2ZB2). The latched address is distributed as follows:

- a. AB3-ABF to I/O Address Decoder A54/55/56 (6ZA6).
- b. ABB-AB12 to PROM Address Decode Logic A68 (6ZC6).
- c. AB1-ABC to PROM A28/29/46/47 (6ZC3).
- d. AB13 to on-board RAM address recognition gate A53-6 (6ZD5).

#### 4-20. DATA BUS

At the beginning of clock cycle T2, the CPU AD0-AD15 pins become the source or destination of data bus AD0-ADF. Data can be sourced to or input from the following:

- a. Data Buffer A44/45 (4ZC3).
- b. Data Buffer A60/61 (4ZC5).

#### 4-21. BUS TIME OUT

Bus Time Out one-shot A5 (10ZA6) is triggered by the leading edge of the ALE signal. If the CPU halts, or is hung up in a wait state for approximately 10 ( $\pm 15\%$ ) milliseconds, A5 times out and asserts the TIMEOUT/ signal. If jumper E5-E6 (2ZB6) is installed, the TIMEOUT/ signal drives the CPU READY line high through A7-12 and A38-5 to allow the CPU to exit the wait state. The TIMEOUT/ signal is also routed as a TIMEOUT INTR/ signal to the interrupt jumper matrix (8ZC2).

#### 4-22. INTERNAL CONTROL SIGNALS

Status Decoder A81 (3ZB4) receives the 5-MHz CLK signal from Clock Generator A38 and status signals S0-S2 from CPU A39. The CLK signal establishes when the command signals are generated as a result of decoding S0-S2. The following signals are output from Status Decoder A81:

Signal	Definition
ALE	<i>Address Latch Enable.</i> Strobes address into Address Latch A40/41/57.
AIOWC/	<i>Advanced I/O Write.</i> An I/O Write Command that is issued earlier than IOWC/ in an attempt to avoid imposing a CPU wait state. (Not Used)
AMWC/	<i>Advanced Memory Write Command.</i> A Memory Write Command that is issued earlier than MWTC/ in an attempt to avoid imposing a CPU wait state.
DEN	<i>Data Enable.</i> Enables Data Buffers A44/456 and A60/61.
DT/R	<i>Data Transmit/Receive.</i> Establishes direction of Data transfer through Data Buffers A44/45 and A60/61 and Data Bus Buffers A69/89/90.
IORC/	<i>I/O Read Command</i> to on-board PPI, USART, PIT, and PIC.
IOWC/	<i>I/O Write Command</i> to on-board PPI, USART, PIT, and PIC.
INTA/	<i>Interrupt Acknowledge.</i> Provides on-board control during INTA cycle.
MCE	<i>Master Cascade Enable.</i> Enable cascade address from master 8259A PIC onto local bus so that slave PIC address can be latched.
MRDC/	<i>Memory Read Command.</i> Establishes direction of data transfer through Memory Data Buffers A71/91.
MWTC/	<i>Memory Write Command.</i> Places the 8202 RAM Controller A70 in a write mode.

#### 4-23. DUAL PORT CONTROL LOGIC

The Dual Port Control Logic (figure 5-2 sheet 11) allows the dual port RAM facilities to be shared by the on-board CPU or by another bus master via the Multibus interface. When not acting as a bus master or when not accessing the dual port RAM, the iSBC 86/12A board can act as a "slave" RAM device in a multiple bus master system. When accessing the dual port RAM, the on-board CPU has priority over any attempt to access the dual port RAM via the Multibus interface. In this situation, the bus access is held off until the CPU has completed its particular read or write operation. When a bus access is in progress, the Dual Port Control Logic enters the "slave" mode and any subsequent CPU request will be held off until the slave mode is terminated. Figures 4-7 and 4-8 are timing diagrams for the Dual Port Control Logic.

**4-24. MULTIBUS INTERFACE ACCESS TIMING.** Figure 4-7 illustrates the Dual Port Control Logic timing for dual port RAM access via the Multibus interface. (P-periods P0 through P17 are used only for descriptive purposes and have no relationship to the 22.12-MHz clock signal.) When the OFF BD RAM CMD signal goes high, A49-10 (11ZC6) goes high and A49-7 (11ZB5) goes low on the next rising edge of the clock at the end of P0 (assuming that ON BD RAM RQT/ and RAM XACK/ are both high).




Figure 4-7. Dual Port Control Multibus™ Interface Access Timing With CPU Lockout

At the end of P1, A50-5 (11ZC5) goes high and asserts the SLAVE MODE/ via inverter A31-8 (11ZC4). The outputs of A50-5 and A49-7 are ANDed to hold A50-5 in the preset (high) state. At the end of P2, A49-14 (11ZC3) goes low and asserts the SLAVE CMD EN/ signal, which gates DP RD/ or DP WRT/ to RAM Controller A70 (10ZB6); SLAVE CMD EN/ also gates the subsequently generated RAM XACK/ to the CPU READY input (RAM XACK/ is generated by the RAM Controller when data has been read from or written into RAM.)

The RAM Controller asserts RAM XACK/ during P13 and A49-10 goes low on the next rising edge of the clock. The bus master then terminates the OFF BD RAM CMD signal which terminates the SLAVE CMD EN/ signal. The SLAVE CMD EN/ signal going high terminates the DPRD/ or DPWRT/ signal. The RAM Controller next terminates RAM XACK/ and then A49-7 goes high on the next rising edge of the clock. At the end of P16, A50-5 goes low terminating the SLAVE MODE/ signal. At the end of P17, A49-14 goes high.

The foregoing discussion pertains only to the operation of the Dual Port Control Logic for Multibus interface access of the dual port RAM. The actual addressing and transfer of data are discussed in paragraph 4-38.

**4-25. CPU ACCESS TIMING.** Figure 4-8 illustrates the Dual Port Control Logic timing for dual port RAM access by the on-board 8086 CPU. (P-periods P0 through P13 are used only for descriptive purposes and have no relationship to the 22.12-MHz clock signal.) To demonstrate that the CPU has priority in the access of the dual port RAM, figure 4-8 shows the OFF BD RAM CMD signal active when the CPU access is initiated by the ON BD RAM RQT/ signal. The timing has progressed through P0, during which time A49-10 has been clocked high and A49-7 has been clocked low.

Flip-Flop A50-9 is preset (high) when the Status Decoder asserts the ALE/ signal at the beginning of T1 in the CPU instruction cycle. When the ON BD RAM RQT/ signal is asserted, the EXT ALE signal goes low and, since A51-6 is now low, A49-10 goes low on the next rising edge of the clock. Flip-Flop A50-5 is thus prevented from being clocked high and therefore keeps the DP ON BD ADR EN/ signal asserted and suppresses the SLAVE MODE/ signal.

The ON BD CMD EN/ signal is asserted at the same time as the ON BD RAM RQT/ signal since A49-14 is high. The ADV MEM WRT/ or MEM RD/ signal from the Status Decoder is ANDed with the ON BD RAM RQT/ signal to prevent A50-5 from changing states when ALE/ goes false at the end of T1 in the

instruction. (A49-10 is allowed to go high on the next rising edge of the clock after ALE/ goes false.)

The subsequently generated DP RD/ or DP WRT/ signal, gated by the asserted ON BD CMD EN/ signal, is transmitted to RAM Controller A70 (10ZB6). When the read or write is completed, the RAM Controller asserts RAM XACK/ and A49-10 goes low at the end of P12. At the end of P13, the CPU terminates the instruction and the ON BD RAM RQT/, DP RD/ or DP WRT/, and ADV MEM WRT/ or MEM RD/ signals go false. The RAM XACK/ signal is then terminated and A49-10 goes high at the end of P0. At the end of P1, the SLAVE MODE/ is entered when A50-5 goes high.

The foregoing discussion pertains only to the operation of the Dual Port Control Logic for CPU access of on-board RAM. The actual addressing and transfer of data are discussed in paragraph 4-37.


#### 4-26. MULTIBUS INTERFACE ARBITRATION

The Multibus interface arbitration circuits consist of the Bus Arbiter A82 (3ZD4), Bus Command Decoder A83 (3ZC4), bidirectional Address Bus Driver A87/88 (5ZA3), bidirectional Data Bus Driver A69/89/90 (4ZB4), and the Slave RAM Decode Logic (figure 5-2 sheet 3).

The falling edge of CLK provides the timing to establish when Bus Arbiter actions are initiated. The falling edge of BCLK/ provides the bus timing reference for the Bus Arbiter, which allows the iSBC 86/12A board to assume the role of bus master. When the ON BD ADR/ (3ZC7) signal is false (high) and the S0-S2 status signals indicate either a read or write operation, the Bus Arbiter drives CBRQ/ and BREQ/ low and BPRO/ high (3ZD2). The BREQ/ output, in conjunction with CBRQ/, from each bus master in the system is used by the Multibus interface when the bus priority is resolved by a parallel priority scheme as described in paragraph 2-24. The BPRO/ output, in conjunction with CBRQ/, is used by the Multibus interface when the bus priority is resolved by a serial priority scheme as described in paragraph 2-23.

The iSBC 86/12A board gains control of the Multibus interface when the BPRN/ input to the Bus Arbiter is driven low and CBRQ/ is high. On the next falling edge of BCLK/, the Bus Arbiter drives BUSY/ and BUS ADEN/ low. The BUSY/ output indicates that the bus is in use and that the current bus master, in control, will not relinquish control until it raises its BUSY/ signal.

The BUS ADEN/ output, which can be thought of as a "master bus control" signal, is applied to the



FOR REMAINDER OF MULTIBUS INTERFACE ACCESS TIMING, SEE FIG. 4-7 BEGINNING WITH P3.

Figure 4-8. Dual Port Control CPU Access Timing With Multibus™ Interface Lockout

AEN2/ input of Clock Generator A38 (2ZC6), the Bus Address Driver A87/88 (5ZA3), and the input of AND gate A2-11 (3ZC5). With AEN2/ enabled, the Clock Generator is prepared to recognize the ensuing acknowledge signal (AACK/ or XACK/) transmitted by the addressed system device. To ensure adequate setup for the address and data, counter A4 (2ZB6) is held in the clear state as long as ALE/ is asserted. When ALE/ goes false, A4-3 is clocked low by the 5-MHz clock to generate T21/. This signal (T21/) is driven through gate A2-11 (3ZC5) to enable the Bus Command Decoder A83.

The false ON BD ADR/ signal enables the Bus Command Decoder, which decodes S0-S2 and drives the appropriate command low on the Multibus interface when CLK goes low. The Bus Command Decoder also drives BUS DEN (3ZC2) high to enable Data Bus Driver A69/89 (4ZB4). The Data Bus Driver is switched to the appropriate "transmit" or "receive" mode depending on the state of the DT/R output of Status Decoder A81 (3ZB4).

After the command is acknowledged (signified by the addressed device driving the Multibus interface XACK/ line low), the CPU terminates the appropriate command. The Bus Arbiter terminates BUS ADEN/ and the Bus Command Decoder terminates BUS DEN. The Bus Arbiter may or maynot relinquish control of the Multibus interface (depends on how the Bus Arbiter is jumper wired) by driving BREQ/ high and BPRO/ low and then raising BUSY/.

It should be noted that, after gaining control of the Multibus interface, the iSBC 86/12A board can invoke a "bus lock" condition to prevent losing control at a critical time. (For instance, it may be desired to execute several consecutive commands without having to contend for the bus after each command is executed.) The "bus lock" condition is invoked by driving the Bus Arbiter LOCK input low in one of two ways:

- a. By executing a software LOCKXCNG command.
- b. By clearing an option bit via I/O Port 00CC.

During an interrupt from the 8259A PIC, the LOCK input is automatically driven low by the first of two INTA/ signals issued by Status Decoder A81. (Refer to paragraphs 4-40 through 4-42.)

#### 4-27. I/O OPERATION

The following paragraphs describe on-board and system I/O operations. The actual functions performed by specific read and write commands to on-board I/O devices are described in Chapter 3.

**4-28. ON-BOARD I/O OPERATION.** Address bits AB3-ABF are applied to the I/O Address Decoder composed of A54/55/56 (6ZB6). The ADV I/O ADR signal is developed by flip-flop A30-16 (2ZA2) when the ALE signal latches the CPU inverted S2 signal. When ADV I/O ADR is true, the I/O Address Decoder develops IO AACK/ (6ZA2) when AB8-ABF are false, AB6-AB7 are true, and AB5 is false. The I/O AACK/ signal enables decoder A54 (6ZA4) which then decodes AB3-AB4. (The I/O AACK/ signal also drives the CPU READY input high.) Assuming AB8-ABF are false, AB3-AB7 are decoded to generate the following chip select signals:

Bits 7 6 5 4 3	Addresses*	Chip Select Signal
1 1 0 0 0	C0, C2, C4, C6	8259CS/
1 1 0 0 1	C8, CA, CC, CE	8255CS/
1 1 0 1 0	D0, D2, D4, D6	8253CS/
1 1 0 1 1	D8, DA, DC, DE	8251CS/

\*Odd addresses (i.e., C1, C3, . . . DD) are invalid.

The IO AACK/ signal is driven through A32-8 and A6-8 (6ZD4), respectively, to develop PROM IO EN/ and ON BD ADR/. PROM IO EN/ enables Data Buffer A44/45 (4ZD3) and ON BD ADR/ inhibits the Bus Arbiter A82 and Bus Command Decoder A83. The DT/R output of Status Decoder A81 is inverted (A20-12, 4ZC6) to select the proper direction of data transfer through the Data Buffer.

After the proper I/O device is enabled, the specific function for the device is selected by address bits AB1-AB2 and the IORC/ or IOWC/ output of Status Decoder A81.

**4-29. SYSTEM I/O OPERATION.** Address bits AB3-ABF are decoded by the I/O Address Decoder as described in paragraph 4-28. If the address is not for an on-board I/O device, the ON BD ADR/ signal is false (high) and enables the Bus Arbiter A82 (3ZD4) and Bus Command Decoder A83 (3ZC4). The Bus Arbiter and Bus Command Decoder, which are clocked by the 5-MHz clock to latch in and decode status signals S0-S2, then acquire control of the Multibus interface as described in paragraph 4-26.

#### 4-30. ROM/EPROM OPERATION

The four ROM/EPROM chips are installed by the user in IC sockets A28/29/46/47 (6ZC3). The ROM/EPROM addresses are assigned from the top down in the 1-megabyte address space; the bottom

address is determined by the user configuration of chips as follows:

ROM	EPROM	Address Block
—	2758	FF000-FFFF
2316E	2716	FE000-FFFF
2332A	2732	FC000-FFFF

Jumper posts E94 through E99 and switch S1 must be properly configured to accommodate the type of ROM/EPROM installed. (Refer to table 2-4.)

IC sockets A29 and A47 accommodate the top of ROM/EPROM; IC sockets A28 and A46 accommodate the ROM/EPROM space directly below that installed in A29 and A47. The low-order bytes (bits DB0-DB7) are installed in A29 and A28; the high-order bytes (bits DB8-DBF) are installed in A47 and A46.

When ADV IO ADR is false, a custom ROM A68 (6ZC6) decodes address bits ABB-AB12. If the address is within the limit specified, the O4 and O3 output pins will be low and the O2 and O1 output pins will depend on whether the address is in the upper half or lower half of the address block. For instance, if 2758 EPROM chips are installed and the address is in the range FF000-FF7FF, the O2 and O1 pins will be high and low, respectively; if the address is in the range FF800-FFFFF, the O2 and O1 pins will both be high. The O4 and O3 output pins are compared with address bit AB13. If AB13 is high, the PROM AACK/ signal is asserted; if AB13 is low, the ON BD RAM RQT/ signal is asserted.

When ALE goes false, Decoder A18 (6ZC4) is enabled and decodes the inputs presented by the O2 and O1 output of A68. If O2/O1 = 10, PCS2/ is asserted and enables A28 and A46; if O2 and O1 = 11, PCS3/ is asserted and enables A29 and A47. Each chip of the selected pair of chips are individually addressed by AB1-ABC. Thus, when the associated enable signal (PCS2/ or PCS3/) is asserted, the contents of the address specified by AB1-ABC are transformed to the CPU via Data Buffer A44/45.

**4-31. ROM/EPROM OPERATION WITH iSBC 340 MULTIMODULE EPROM.** The eight ROM/EPROM chips are installed, by the user, in IC sockets A29/A47/A1/A2/A3/A4/A5/A6. (ROM/EPROM IC sockets A1-A6 are located on the iSBC 340 Multimodule EPROM board. Refer to Appendix B.) The ROM/EPROM addresses are assigned from the top down in the 1-megabyte address space. The bottom address is F8000 and extends upward to FFFFF. A jumper must be placed between posts E94 and E96

and between E97 and E99 to accommodate the additional ROM/EPROM installed. In addition, switch positions 7 and 8 of S1 must be off. (Refer to table 2-4.)

IC sockets A29, A47, A3, and A6 accommodate the top half of the installed ROM/EPROM; IC sockets A1, A2, A4, and A5 accommodate the lower half of the installed ROM/EPROM. The low-order bytes (bits DB0-DB7) are installed in IC sockets A1, A2, A3, and A29; the high-order bytes (bits DB8-DBF) are installed in IC sockets A4, A5, A6, and A47.

When ADV IO ADDR is false, a custom ROM (A68, 6ZB6) decodes address bits ABB-AB12 and switch S1 positions 7 and 8. If the address is within F800-FFFFF, the O4 and O3 output pins will be low and the O2 and O1 output pins will change according to the address. Table 4-1 lists O1, O2 states and the chips selected for the various address blocks. The O4 and O3 output pins are compared with address bit AB13. If AB13 is high, the PROM AACK/ signal is asserted; if AB13 is low, the ON BD RAM RQT/ signal is asserted.

When ALE goes false, Decoder A18 (6ZC4) is enabled and decodes the inputs presented by the O2 and O1 outputs of A68. For example, if O2/O1 = 00, PCS0/ is asserted and enables A1 and A4; if O2/O1 = 11, PCS3/ is asserted and enables A29 and A47. Each chip of the selected pair of chips are individually addressed by AB1-ABC. Thus when the associated enable signal is asserted, the contents of the address specified by AB1-ABC are transformed to the CPU Data Buffer A44/45.

**4-32. RAM OPERATION**

As described in paragraph 4-23, the Dual Port Control Logic allows the on-board RAM facilities to be shared by the 8086 CPU and another bus master via the Multibus interface. The following paragraphs describe the RAM Controller, RAM chip arrays, and the overall operation of how the RAM is addressed for read/write operation.

**4-33. RAM CONTROLLER.** All address and control inputs to the on-board RAM are supplied by RAM Controller A70 (10ZC6). The RAM Controller automatically provides a 128-cycle RAS refresh timing cycle to the dynamic RAM composed of RAM chips A72-79 and A92-99.

The RAM Controller, when enabled by a low input to its PCS/ pin, multiplexes the address to the RAM chips. Low-order address bits A0-A6 are presented at the RAM address lines and RAS/ is driven low at the beginning of the first memory clock cycle. High-order address bits A7-A13 are presented at the RAM



Table 4-1. ROM/EPROM Chip Selection

PROM Address	02 01	Chip Select Signal	IC Chips Selected	Description
F8000-F9FFF	0 0	PCS0/	A1,A4	IC chips A1 and A4 are selected by PCS0/ through connector J3-1 (figure 5-2, 6ZA2).
FA000-FBFFF	0 1	PCS1/	A2,A5	IC chips A2 and A5 are selected by PCS1/ through connector J3-2 (figure 5-2, 6ZB2).
FC000-FDFFF	1 0	PCS2/	A3,A6	IC chips A3 and A6 are selected by PCS2/ through IC pins 18 and 20 of A46 (figure 5-2, 6ZB3).
FE000-FFFFF	1 1	PCS3/	A29,A47	IC chips A29 and A47 are selected by PCS3/ through IC pins 18 and 20 of A47 (figure 5-2, 6ZB3).

address lines and CAS/ is driven low during the second memory clock cycle. The RAM Controller drives its WE/ output pin according to whether the CPU instruction is a read or write. For a write operation, the DP WT/ input is low to the RAM Controller, in which case the WE/ output is driven low. For a read operation, the DPRD/ input is low and the WE/ output remains high. When the memory cycle (read or write) starts, the RAM Controller drives its SACK/ output low; when the memory cycle is complete, it drives its XACK/ output low. The SACK/ and XACK/ go high when the RD/ or WR/ input goes high.

**4-34. RAM CHIPS.** Even bytes of data are stored in A72-A79 and odd bytes of data are stored in A92-A99. The WE/ input pin to A72-A79 is controlled by ANDing the RAM Controller WE/ output and memory address bit AM0. The WE/ input pin to A92-A99 is controlled by ANDing the RAM Controller WE/ output, AM0, and MBHEN/ (Memory Byte High Enable).

**4-35. RAM CONTROLLER WITH iSBC 300 MULTIMODULE RAM.** All address and control inputs to the onboard RAM are supplied by RAM Controller A1. (RAM IC sockets A1-A19 are located on the iSBC 300 Multimodule RAM board. Refer to Appendix B). The RAM Controller automatically provides a 128-cycle RAS refresh timing cycle to the dynamic RAM composed of RAM chips A72-A79, A92-A99, A3-A10, and A12-A19.

The RAM Controller when enabled by a low input to its PCS/ pin, multiplexes the address to the RAM chips. Low-order address bits A0-A6 are presented at the RAM address lines and RAS/ is driven low at the beginning of the first memory clock cycle. High-order address bits A7-A13 are presented at the RAM address lines and CAS/ is driven low during the

second memory cycle clock. The RAM Controller drives its WE/ output pin according to whether the CPU instruction is a read or write. For a write operation, the DP WT/ input is low to the RAM Controller, in which case the WE/ output is driven low. For a read operation, the DPRD/ input is low and the WE/ output remains high. When the memory cycle (read or write) starts, the RAM Controller drives its SACK/ output low; when the memory cycle is complete, it drives its XACK/ output low. The SACK/ and XACK/ go high when the RD/ or WR/ input goes high.

**4-36. RAM CHIPS WITH iSBC 300 MULTIMODULE RAM.** Even bytes of data are stored in A72-A79 and A3-A10 and odd bytes are stored in A92-A99 and A12-A19. The WE1/ signal to A72-A79, A3-A10 is developed by ANDing the RAM Controller WE/ output with memory address bit AM0. The WE2/ signal to A92-A99, A12-A19 is developed by ANDing the RAM Controller WE/ output, AM0, and MBHEN/ (Memory Byte High Enable).

**4-37. ON-BOARD READ/WRITE OPERATION.** When the O4 output of A68 (6ZC6) and address bit AB13 are both low, the output of A53-6 (6ZD5) goes low and asserts the ON BD RAM RQT/ signal. When ON BD RAM RQT/ goes low, A52-3 (11ZA3) is enabled and generates ON BD CMD EN/ to generate RAM CS via A52-11 and to gate DPRD/ or DPWT/ to the RAM Controller. (See figure 4-8.) The RAM Controller then multiplexes the address to RAM and, depending on which input command is true (DPRD/ or DPWT/), drives its WE/ output high or low. (The WE/ output is driven low for a write; it remains high for a read.) The SACK/ and XACK/ signals are generated by the RAM Controller as described in paragraph 4-33. The CPU completes the read or write operation when XACK/ is asserted.

During the CPU access of on-board RAM, the Address Bus Drivers and Data Bus Drivers are disabled and the Address Buffer and Data Buffer are enabled.

**4-38. BUS READ/WRITE OPERATION.** When another bus master has control of the Multibus interface, that bus master can address the iSBC 86/12A board as a slave RAM device. The bus master first places the address on the Multibus interface and then asserts MRDC/ or MWTC/. Address bits ADRD/-ADR10/ and switch S1 present a 10-bit address to a special ROM (A67) (3ZB5); address bits ADR11/-ADR13/ are decoded by A66 (3ZB6). The switch settings of S1 represent the base address and memory bus size; the O1-O3 outputs of A67 are ATRD/-ATRF/, which are multiplexed by A86 (5ZC4) into memory address bits AMD-AMF when the SLAVE MODE/ signal is subsequently activated by the Dual Port Control Logic. The O4 output of A67 is driven through A23-4 (when the 128K byte matches) to develop the OFF BD RAM ADR RQT signal, which is applied to the Dual Port Control Logic. If no CPU access is in progress, the Dual Port Control Logic then enters the slave mode and, when A49-10 (11ZC6) goes low, develops the RAM CS and SLAVE CMD EN/ signals. RAM CS enables RAM Controller A70 (10ZC6) and SLAVE CMD EN/ gates DPRD/ or DPWT/ (3ZA6) to the RAM Controller. The RAM Controller then multiplexes the address to RAM and, depending on which input command is true (DPRD/ or DPWT/), drives its WE/ output high or low. (The WE/ output is driven low for a write; it remains high for a read.) The SACK/ and XACK/ signals are generated by the RAM Controller as described in paragraph 4-33. The CPU completes the read or write operation when XACK/ is asserted.

During the Multibus interface access of on-board RAM, the SLAVE MODE/ signal enables the Address Bus Drivers (A86/87/88); the ON BD ADR/ signal is false and enables the Data Bus Drivers (A69/89).

**4-39. BYTE OPERATION.** For Multibus interface operation, the on-board RAM is organized as two 8-bit data banks; all even byte data is in one bank (DAT0/-DAT7/) and all odd byte data is in the other bank (DAT8/-DATF/). Refer to figure 3-1 which shows the data path for Multibus interface operation by 8-bit and 16-bit bus masters.

All word operations must occur on an even byte address boundary with BHEN/ asserted (low). Byte operations can occur in one of two ways:

- a. The even bank can be accessed by controlling ADR0/, which places the data on the DAT0/-DAT7/ lines. (Refer to figure 3-1A.)

- b. To access the odd bank, which is normally placed on DAT8/-DATF/, the data path shown in figure 3-1B is implemented. This requires that BHEN be false (high) and ADR0/ be low.

These operations permit the access of both bytes of the 16-bit data word by controlling ADR0/. In other words, ADR0/ specifies a unique byte and is not a part of a 16-bit word operation.

Shown below are the states of BHEN/ and ADR0/ for 8-bit and 16-bit operations and the effects on transceiver control and memory block chip select.

Bus Control Lines		Data Bus Driver Chip Select			Memory Block Chip Select	
BHEN/	ADR0/	A69	A89	A90	A72-A79	A92-A99
1	1	On	On*	Off	Yes	No
1	0	Off	Off	On	No	Yes
0	1	On	On	Off	Yes	Yes

\*don't care condition

**4-40. INTERRUPT OPERATION**

The 8259A PIC can support both bus vectored (BV) and non-bus vectored (NBV) interrupts. For both BV and NBV interrupts, the on-board PIC (A24) (8ZB5) serves as the master PIC. (Refer to paragraph 2-14.) The master PIC drives the CPU INTR input high to initiate an interrupt request and the CPU then enters the interrupt timing cycle in which two INTA cycles occur back-to-back. The NBV and BV interrupts are described in the following paragraphs.

**NOTE**

The iSBC 86/12A board must be capable of Multibus interface access when using interrupts.

**4-41. NBV INTERRUPT.** Assume that a NBV interrupt is initiated by an on-board function driving the IR5 line high to the on-board PIC; if no higher interrupt is in progress, the PIC then drives the CPU INTR input high. Assuming that the NMI interrupt is inactive and that the CPU interrupt enable flip-flop is set, the CPU suspends the current operation and proceeds with the first of two back-to-back INTA cycles. (Refer to figure 4-6 for signals activated during the first and subsequent INTA cycle.)

The Bus Arbiter A82 (3ZD4) acquires control of the Multibus interface and the MCE signal from the Status Decoder A81 (3ZB4) drives the LOCK/ signal low to ensure Multibus interface control until the second INTA cycle is complete. The Bus Command Decoder A83 (3ZC4) drives the INTA/ signal low. On

receipt of the first INTA/ signal, the master PIC freezes the internal state of its priority resolution logic. The first INTA/ signal also sets flip-flop A63-5 (8ZA2), which generates the 1st INTA ACK/ signal to drive the CPU READY input high.

The CPU then proceeds with the second INTA cycle. On receipt of the second INTA/ signal, the master PIC places an 8-bit identifier for IR5 on the data bus, and drives its DEN/ output low. The resultant LOCAL INTA DEN/ signal enables Data Buffer A44/45 and drives the CPU READY input high. (The second INTA/ signal clears flip-flop A63-5.) The CPU then inputs the 8-bit identifier and terminates the interrupt timing cycle.

The CPU multiplies the 8-bit identifier by four to derive the restart address of the interrupting device. After the service routine is completed, the CPU automatically resets all its affected flags and returns to the main program.

**4-42. BV INTERRUPT.** As far as the CPU is concerned, BV interrupts are handled exactly the same as NBV interrupts. Assume that the IR6 line to the master PIC is driven by a slave PIC on the Multibus interface. When IR6 goes high, the master PIC drives the CPU INTR input high as previously

described. On receipt of the first INTA/ signal, the master PIC generates BUS INTA DEN/ via its DEN/ output and places the interrupt address code for IR6 on its C0-C2 pins; since QMCE/ is enabled by the MCE output of the Status Decoder, the C0-C2 is transferred to the Address Latch via address lines AD8-ADA. (These bits are latched when the ALE signal goes false.) The BUS INTA DEN/ signal enables the Data Bus Driver in preparation to receive the 8-bit identifier from the slave PIC. (The interrupt address code is now on Multibus interface address lines AD8/-ADRA/.)

The first INTA/ signal sets flip-flop A63-5 to drive the CPU READY input high. The CPU then proceeds with the second INTA cycle. When the second INTA/ signal is driven onto the Multibus interface and the slave PIC recognizes its address, it outputs an 8-bit identifier onto the DAT0/-DAT7/ lines and drives the Multibus interface XACK/ line low. (The second INTA/ also toggles and clears flip-flop A63-5.) The CPU then inputs the 8-bit identifier and terminates the interrupt timing cycle.

The CPU multiplies the 8-bit identifier by four to derive the restart address of the interrupting device. After the service routine is completed, the CPU automatically resets all its affected flags and returns to the main program.





Figure 4-1. iSBC 86/12A Input/Output and Interrupt Simplified Logic Diagram



NOTE:  
[ ] X  
↑  
DENOTES FIG. 5-2  
SHEET NUMBER

Figure 4-2. iSBC 86/12A ROM/EPROM and Dual Port RAM Simplified Logic Diagram



# CHAPTER 5

## SERVICE INFORMATION

### 5-1. INTRODUCTION

This chapter provides a list of replaceable parts, service diagrams, and service and repair assistance instructions for the iSBC 86/12A Single Board Computer.

### 5-2. REPLACEABLE PARTS

Table 5-1 provides a list of replaceable parts for the iSBC 86/12A board. Table 5-2 identifies and locates the manufacturers specified in the MFR CODE column in table 5-1. Intel parts that are available on the open market are listed in the MFR CODE column as "COML"; every effort should be made to procure these parts from a local (commercial) distributor.

### 5-3. SERVICE DIAGRAMS

The iSBC 86/12A board parts location diagram and schematic diagram are provided in figures 5-1 and 5-2, respectively. On the schematic diagram, a signal mnemonic that ends with a slash (e.g., IOWC/) is active low. Conversely, a signal mnemonic without a slash (e.g., INTR) is active high.

### 5-4. SERVICE AND REPAIR ASSISTANCE

Before calling the Product Service Hotline, you

should have the following information available:

- a. Date you received the product.
- b. Complete part number of the product (including dash number). On boards, this number is usually silkscreened onto the board. On other MCSD products, it is usually stamped on a label.
- c. Serial number of product. On boards, this number is usually stamped on the board. On other MCSD products, the serial number is usually stamped on a label.
- d. Shipping and billing addresses.
- e. If your Intel product warranty has expired, you must provide a purchase order number for billing purposes.
- f. If you have an extended warranty agreement, be sure to advise the Hotline personnel of this agreement.

Use the following numbers for contacting the Intel Product Service Hotline

**Telephone** All U.S. locations,  
Except Alaska, Arizona, & Hawaii:  
(800) 528-0595

All other locations; (602) 869-4600

**TWX Number** 910 - 951 - 1330

**Table 5-1. Replaceable Parts**

Reference Designation	Description	Mfr. Part No.	Mfr. Code	Qty.
A1,37,62	IC, 74125, Quad Bus Buffer (3-state)	SN74125	TI	3
A2,21,53	IC, 74S32, Quad 2-Input Positive-OR Gate	SN74S32	TI	3
A3,7	IC, 74S10, Triple 3-Input Positive-NAND Gate	SN74S10	TI	2
A4,49	IC, 74S175, Hex Quad D-Type Flip-Flop	SN74S175	TI	2
A5	IC, 9602, Dual One-Shot Multivibrator	9602PC	FAIR	1
A6,51	IC, 74S11, Triple 3-Input Positive-AND Gate	SN74S11	TI	2
A8,9	IC, Intel 8226, 4-Bit Bidirectional Bus Driver	8226	COML	2
A14	IC, 75189, Quad Line Receivers	SN75189	TI	1
A15	IC, 75188, Quad Line Drivers	SN75188	TI	1
A16	IC, 74163, Sync 4-Bit Counter	SN74163	TI	1
A17,80	IC, Intel 8224, Clock Generator and Driver	8224	COML	2
A18,54	IC, 74S139, Decoder/Multiplexer	SN74S139	TI	2
A19,32	IC, 74S08, Quad 2-Input Positive-AND Gate	SN74S08	TI	2
A20,34	IC, 74S04, Hex Inverters	SN74S04	TI	2
A22,59	IC, 7432, Quad 2-Input Positive-OR Gate	SN7432	TI	2
A23	IC, 74S02, Quad 2-Input Positive-NOR Gate	SN74S02	TI	1
A24	IC, Intel 8259A, Programmable Interrupt Controller	8259A	COML	1
A25	IC, Intel 8255A, Programmable Peripheral Interface	8255A	COML	1
A26	IC, Intel 8253, Programmable Interval Timer	8253	COML	1
A27	IC, Intel 8251A, Programmable Comm. Interface	8251A	COML	1
A30,57	IC, 74LS75, 4-Bit Bistable Latch	SN74LS75	TI	2
A31,33,43,52	IC, 74S00, Quad 2-Input Positive-NAND Gate	SN74S00	TI	4
A35,84,85	IC, 74LS04, Hex Inverters	SN74LS04	TI	3
A36	IC, 74LS00, Quad 2-Input Positive-NAND Gate	SN74LS00	TI	1
A38	IC, Intel 8284A, 18-Pin Clock Generator	8284A	COML	1

Table 5-1. Replaceable Parts (Continued)

Reference Designation	Description	Mfr. Part No.	Mfr. Code	Qty.
A39	IC, Intel 8086, 16-Bit Microprocessor	8086	COML	1
A40,41,71,91	IC, 74S373, Octal D-Type Latches	SN74S373	TI	4
A42,44,45,58,60,61	IC, Intel 8286, 8-Bit Non-Inverting Transceiver	8286	COML	6
A48	IC, 7438, Quad 1-Input Positive-NAND Gate	SN7438	TI	1
A50,63	IC, 74S74, Dual D-type Edge-Triggered Flip-Flop	SN74S74	TI	2
A55	IC,74S30, 8-Input Positive-NAND Gate	SN74S30	TI	1
A56	IC, 7425, Dual 4-Input Positive-NOR Gate w/Strobe	SN7425	TI	1
A64	IC,74S140, Dual 4-Input Positive-NAND Gate	SN74S140	TI	1
A65	IC, 8097, 3-State Hex Buffers	DM8097	NAT	1
A66	IC, 74LS138	SN74LS138	TI	1
A67	IC, PROM, Address Decoder	INTEL	9100134	1
A68	IC, PROM, Address Decoder	INTEL	9100129	1
A69,87-90	IC, Intel 8287, 8-Bit Inverting Transceiver	8287	COML	5
A70	IC, Intel 8202A, Dynamic RAM Controller	8202A	COML	1
A72-79,92-99	IC, Intel 2117-4, Dynamic RAM	2117-4	COML	16
A81,83	IC, Intel 8288, Bus Controller for 8086	8288	COML	2
A82	IC, Intel 8289, Bus Arbiter for 8086	8289	INTEL	1
A86	IC, 74S240, Octal Buffer/Line Driver/Line Receiver	SN74S240	TI	1
CR1,2	Diode, 1N914B	OBD	COML	2
C1,2,4-11,13,15-19, 21-25,28-51,65-75,91	Cap., mono, 0.1 $\mu$ F, +80 -20%, 50V, Low Profile	OBD	COML	57
C3	Cap., mono, 1.0 $\mu$ F, $\pm$ 10%, 50V	OBD	COML	1
C12, 64	Cap., mica, 1.0pF, $\pm$ 5%, 500V	OBD	COML	3
C20,98	Cap., mono, 0.001 $\mu$ F, $\pm$ 20%, 50V	OBD	COML	2
C26	Cap., tant, 10 $\mu$ F, $\pm$ 10%, 20V	OBD	COML	1
C92	Cap., mono, 0.33 $\mu$ F, +80 -20%, 50V	OBD	COML	1
C52,54,55,57,58,60,61 63,76,78,79,81,82, 84,85,87	Cap., mono, 0.047 $\mu$ F, +80 -20%, 50V, Low Profile	OBD	COML	16
C53,56,59,62,77,80, 83,86	Cap., mono, 0.01 $\mu$ F, +80 -20%, 50V	OBD	COML	8
C88-90,93-97	Cap., tant, 22 $\mu$ F, $\pm$ 10%, 15V	OBD	COML	8
RP1	Res., pack, 8-pin, 1K, $\pm$ 5%, 2W PP	OBD	COML	1
RP2	Res., pack, 14-pin, 1K, $\pm$ 2%, 1.5W PP	OBD	COML	1
RP3	Res., pack, 16-pin, 10K, $\pm$ 5%, 2W PP	OBD	COML	1
RP4	Res., pack, 6-pin, 2.2K, $\pm$ 5%, 1W PP	OBD	COML	1
R1,11,16,17	Res., fxd, comp, 10K, $\pm$ 5%, $\frac{1}{4}$ W	OBD	COML	4
R2,	Res., fxd, comp, 33K, $\pm$ 5%, $\frac{1}{4}$ W	OBD	COML	2
R3-5,13,20	Res., fxd, comp, 5.1K, $\pm$ 5%, $\frac{1}{4}$ W	OBD	COML	5
R7,8,10,14,18,19,21,23	Res., fxd, comp, 1K, 5%, $\frac{1}{4}$ W	OBD	COML	8
R9	Res., fxd, comp, 100K, 5%, $\frac{1}{4}$ W	OBD	COML	1
R12	Res., fxd, comp, 330 ohm, $\pm$ 5%, $\frac{1}{4}$ W	OBD	COML	1
R15	Res., fxd, comp, 270 ohm, $\pm$ 5%, $\frac{1}{4}$ W	OBD	COML	1
R22	Res., fxd, comp, 20K, $\pm$ 5%, $\frac{1}{4}$ W	OBD	COML	1
S1	Switch, 8-position, DIP	206-8	CTS	1
VR1	Voltage regulator	MC79L05AC	MOT	1
XA8,9	Socket, 16-pin, DIP	DILB16P-108	BURNDY	2
XA10-13	Socket, 14-pin, DIP	DILB14P-108	BURNDY	4
XA28,29,46,47	Socket, 24-pin, DIP	524-AG37D	AUGAT	4
XA39,70	Socket, 40-pin, DIP	540-A37D	AUGAT	2
XA67,68	Socket, 18-pin, DIP	DILB18P-108	BURNDY	2
XA71,91	Socket, 20-pin, DIP	520-AG37D	AUGAT	2
Y1	Crystal, 22.1184-MHz, fundamental	OBD	CTS	1
Y2	Crystal, 15-MHz, fundamental	OBD	CTS	1
Y3	Crystal, 18.432-MHz, fundamental	OBD	CTS	1
	Extractor, Card	S-203	SCA	2
	Post, Wire Wrap	89531-6	AMP	139
	Plug, Shorting, 2-position	530153-1	AMP	2

Always contact the Product Service Hotline before returning a product to Intel for repair. You will be given a repair authorization number, shipping instructions, and other important information which will help Intel provide you with fast, efficient service. If you are returning the product because of damage sustained during shipment or if the product is out of warranty, a purchase order is required before Intel can initiate the repair.

In preparing the product for shipment to the Repair Center, use the original factory packing material, if possible. If this material is not available, wrap the product in a cushioning material such as Air Cap TH-240, manufactured by the Sealed Air Corporation, Hawthorne, N.J. Then enclose in a heavy duty corrugated shipping carton, and label "FRAGILE" to ensure careful handling. Ship only to the address specified by Product Service Hotline personnel.

**Table 5-2. List of Manufacturers' Codes**

<b>Mfr. Code</b>	<b>Manufacturer</b>	<b>Address</b>	<b>Mfr. Code</b>	<b>Manufacturer</b>	<b>Address</b>
AMP	AMP, Inc.	Harrisburg, PA	MOT	Motorola Semiconductor	Phoenix, AZ
AUG	Augat, Inc.	Attleboro, MA	NAT	National Semiconductor	Santa Clara, CA
CTS	CTS Corp.	Elkhart, IN	SCA	Scanbe, Inc.	El Monte, CA
FAIR	Fairchild Semiconductor	Mt. View, CA	TI	Texas Instruments	Dallas, TX
INTEL	Intel Corp.	Santa Clara, CA	COML	Available from any commercial source. Order by Description (OBD)	








Figure 5-1. iSBC 86/12A Parts Location Diagram

### Jumpers

Jumpers	Factory Default	Option
W1	A-B	N/A
W2	A-B	N/A
W3	A-B	N/A
W4	A-B	} See table 2-4
W5	A-B	
W6	A-B	
E63-E64	Open	When installed enables common ground between chassis.



- NOTES: UNLESS OTHERWISE SPECIFIED
1. ALL RESISTANCE VALUES ARE IN OHMS, ±5%, 1/4 WATT.
  2. ALL CAPACITANCE VALUES ARE IN MICROFARADS, +80%/-20%, 50VDC.
  3. SEE TABLES 2 AND 3 FOR PROM SELECTION.
  4. SEE TABLE 1 FOR I/O SELECTION.



THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS RECEIVED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

REVIEWS		DFT	CHK	DATE	APPROVED
A	ECO 40-2452			3-1-81	JRC

REF DES	DEVICE	POWER PINS			
		GROUND	+5v	-5v	+12v
VR1	79L05	1	-	2	-
A30,57	74LS75	12	5	-	-
A16	74163	8	16	-	-
A56	7425	7	14	-	-
A4,49	74S175	8	16	-	-
A86	74S240	10	20	-	-
A40,41,71,91	74S373	10	20	-	-
A55	74S30	7	14	-	-
A2,21,53	74S32	7	14	-	-
A14	75189	7	14	-	-
A15	75188	7	-	-	14
A19,32	74S08	7	14	-	-
A18,54	74S139	8	16	-	-
A64	74S140	7	14	-	-
A35,84,85	74LS04	7	14	-	-
A3,7	74S10	7	14	-	-
A65	8097	8	16	-	-
A1,37,62	74125	7	14	-	-
A48	7438	7	14	-	-
A20,34	74S04	7	14	-	-
A23	74S02	7	14	-	-
A50,63	74S74	7	14	-	-
A6,31	74S11	7	14	-	-
A31,33,32	74S00	7	14	-	-
A22	7432	7	14	-	-
A66	74LS138	8	16	-	-
A5	9602	8	16	-	-
A36	74LS00	7	14	-	-
A82	8289	10	20	-	-
A81,83	8288	10	20	-	-
A69,87,90	8287	10	20	-	-
A42,44,45,58,60,61	8286	10	20	-	-
A38	8284A	9	18	-	-
A39	8086	1,20	40	-	-
A67,68	3625-2	9	18	-	-
A27	8251A	4	26	-	-
A25	8255A	7	26	-	-
A26	8253	12	24	-	-
A24	8259A	14	28	-	-
A30	8224	8	9,16	-	-
A8,9	8226	8	16	-	-

TABLE 1: I/O ADDR SELECT

I/O DEVICE	BASE ADDR
8255A	00C8
8259A	00C0
8253	00D0
8251A	00D8

TABLE 2: PROM SELECT

PROM TYPE	ADDR FROM
2758	FF000
2716	FE000
2732	FC000
1SBC 340	FB000

TABLE 3: PROM SELECT

PROM TYPE	S4 TO	S7 TO	S1 8-9	S1 7-10
2758	95	98	C	C
2716	96	98	C	O
2732	96	99	O	C
1SBC 340	96	99	O	O

O = OPEN  
C = CLOSED  
(7, 8, 9 AND 10 ARE PIN NUMBERS OF S1)

REF DESIGNATIONS	TYPE	REF DES	QTY
P2	1K	RP1	2
	1K	RP2	4
	10K	RP3	2
CR2	C14,85	74S175	A49
	E2,109	7438	A48
	E100,101	74LS75	A30
	102,110,111	74125	A62
	146-150	7432	A59
	A0,112,13	74S32	A21
	A28,29,46,47	9602	A5
	J4,8,11	74S175	AA
	R6		
	R10		
	R12		

- NOTES: UNLESS OTHERWISE SPECIFIED
- ALL RESISTANCE VALUES ARE IN OHMS, ±5%, 1/4 WATT.
  - ALL CAPACITANCE VALUES ARE IN MICROFARADS, +80%, -20%, 50VDC.
  - SEE TABLES 2 AND 3 FOR PROM SELECTION.
  - SEE TABLE 1 FOR I/O SELECTION.

QUANTITY PER DASH NO.	ITEM NO.	PART NUMBER	DESCRIPTION

UNLESS OTHERWISE SPECIFIED:  
1. DIMENSIONS ARE IN INCHES.  
2. BREAK ALL SHARP EDGES.  
3. DO NOT SCALE DRAWING.  
4. TOLERANCES:  
ANGLES ± 2°  
XX ± .030  
XXX ± .010  
SURFACE FINISH 7

SIGNATURE: *[Signature]* DATE: 3/1/81  
TITLE: SCHEMATIC DIAGRAM, iSBC 86/12A  
DWG. NO.: 143377  
SHEET 1 OF 11

Option  
N/A  
N/A  
N/A  
table 2-4  
d enables common between chassis.

Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 1 of 11)


CAUTION: These schematic diagrams may have been revised. See "Service Information" chapter for details.


### Jumpers

Jumpers	Factory Default	Option
E3-E4 E5-E6 E92-E93 E132-E133	Open Installed Installed Open	See table 2-4 See table 2-4 N/A Install to allow use of AACK/ from Multibus interface.

### Glossary

AB0-AB13	Address Bus 0-13
AD0-ADF	Address Bits 0-F
ADV IO ADR	Advance Input/Output Address
AUX RESET	Auxiliary Reset
BHE	Byte High Enable
CLK	Clock
INIT	Initialize
LOCK	Lock
RESET	Reset
S0	Status Bit zero
S1	Status Bit one
S2	Status Bit two
SYS CLOCK	System Clock
T21	Timing Pulse 21
TIME OUT INTR	Time Out Interrupt





CAUTION: These schematic diagrams may have been revised. See "Service Information" chapter for details.

Option

table 2-4

table 2-4

N/A

allow use of AACK/ XACK interface.


Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 2 of 11)

### Jumpers


Jumpers	Factory Default	Option
E107-E108	Open	Install to use AACK
E112 through E128	E125-E126	See figure 2-1
E129-E130-E131	E129-E130	See table 2-13
E143-E144-E145	E144-E143	See table 2-13
E151-E152	Installed	See paragraph 2-24
W7 A-B-C	A-C	N/A
S1	None	See figure 2-1

### Glossary

AACK	Advance Acknowledge
ADV MEM WRT	Advance Memory Write
ALE	Address Latch Enable
ATRD-ATRF	Address Transformed D-F
BPRO	Bus Priority Out
BPRN	Bus Priority In
BREQ	Bus Request
BUS ADEN	Bus Address Enable
BUS DEN	Bus Data Enable
BUSY	Busy
CBRQ	Common Bus Request
DEN	Data Enable
DPRD	Dual Port Read
DPWT	Dual Port Write
DT/R	Data Transmit/Read
INHI	Inhibit
INTA	Interrupt Acknowledge
INTA CYCLE	Interrupt Acknowledge Cycle
IORC	Input/Output Read Command
IORD	Input/Output Read
IOWC	Input/Output Write Command
IOWT	Input/Output Write
MEM RD	Memory Read
MRDC	Memory Read Command
MWTC	Memory Write Command
OFF BD RAM ADDR REQ	Off Board Random Access Memory Address Request
OFF BD RAM CMD	Off Board Random Access Memory Command
OFF BD RD	Off Board Read
QMCE	Qualified Master Cascade Enable
XACK	Transfer Acknowledge



ption  
 use AACK  
 igure 2-1  
 able 2-13  
 able 2-13  
 agraph 2-24  
 N/A  
 igure 2-1




est

CAUTION: These schematic diagrams may have been revised. See "Service Information" chapter for details.


Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 3 of 11)

### Glossary

DAT0-DATF	Data Bits 0-F
DB0-DBF	Data Bus 0-F
DM0-DMF	Multibus Data 0-F









CAUTION: These schematic diagrams may have been revised. See "Service Information" chapter for details.

Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 4 of 11)

### Glossary

ADR0-ADR13	Address 0-13
AM0-AMF	Memory Address 0-F
BHEN	Byte High Enable
MBHEN	Memory Byte High Enable





CAUTION: These schematic diagrams may have been revised. See "Service Information" chapter for details.


Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 5 of 11)


**Jumpers**

Jumpers	Factory Default	Option
E94-E96 E97-E99 S1	E94-E96 E97-E98 2716 Mode	} See table 2-4

**Glossary**

8251 CS	8251 Chip Select
8253 CS	8253 Chip Select
8255 CS	8255 Chip Select
8259 CS	8259 Chip Select
DB0-DBF	Data Bus 0-F
IO AACK	Input/Output Advanced Acknowledge
ON BD ADR	On Board Address
ON BD RAM REQ	On Board Random Access Memory Request
PCS0	PROM Chip Select 0
PCS1	PROM Chip Select 1
PROM AACK	Programmable Advanced Acknowledge
PROM IO EN	Programmable Input/Output Enable





CAUTION: These schematic diagrams may have been revised. See "Service Information" chapter for details.


Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 6 of 11)


### Jumpers

Jumpers	Factory Default	Option
E38-E40	E39-E40	See table 2-6
E41-E43	E42-E43	
E44-E47	Open	
E48-E50	Open	
E51-E52	Open	See table 2-4
E53-E55	E54-E55	
E56-E58	E56-E57	
E59-E62	E59-E60	

### Glossary

51TX INTR	8251 Transmit Interrupt
51RX INTR	8251 Receive Interrupt
8202 CLK	8202 Clock
DATA SET RDY	Data Set Ready
SEC CTS	Secondary Clear to Send
SEC REC SIG	Secondary Receive Signal
TMR0 INTR	Timer 0 Interrupt
TMR1 INTR	Timer 1 Interrupt
TRANS SIG ELE TIMING	Transmit Signal Element Timing





CAUTION: These schematic diagrams may have been revised. See "Service Information" chapter for details.

Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 7 of 11)


### Jumpers

Jumpers	Factory Default	Option
E65-E91 E134-E142 87-89*	E68-E76, E79-E83 No Connection NMI Disable	} See paragraph 2-14


### Glossary

1st INTA DEN	First Interrupt Acknowledge Data Enable
BUS INTA DEN	Bus Interrupt Acknowledge Data Enable
INTR	Interrupt
Local INTA	Local Interrupt Acknowledge
Local INTA DE	Local Interrupt Acknowledge Data Enable
NMI	Non-maskable Interrupt
PA INTR	Port A Interrupt
PB INTR	Port B Interrupt

THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS REPRODUCED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.







CAUTION: These schematic diagrams may have been revised. See "Service Information" chapter for details.


Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 8 of 11)


### Jumpers

Jumpers	Factory Default	Option
E7-E20	E7-E8, E7-E10, E13-E14, E17-E18, E19-E20, E15-E16	} See paragraph 2-16
E21-E37	E21-E25, E24-E35, E26-E27, E28-E29, E30-E31, E32-E33	

### Glossary

BUS INTR OUT	Bus Interrupt Out
EXT CLK	External Clock
GATE 0 CTL	Gate 0 Control
GATE 1 CTL	Gate 1 Control
STXD	Secondary Transmit Data





CAUTION: These schematic diagrams may have been revised. See "Service Information" chapter for details.


Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 9 of 11)


### Jumpers

Jumpers	Factory Default	Option
E103-E104 E105-E106 W8 A-D W9 A-C	Installed Installed Installed Installed	} See table 2-9

### Glossary

BCLK	Bus Clock
CAS	Column Address Strobe
CCLK	Constant Clock
DMR0-DMRF	Dynamic RAM Output 0-F
RAM AACK	Random Access Memory Advance Acknowledge
RAM XACK	Random Access Memory Transfer Acknowledge
WE1-WE2	Write Enable 1 and 2







CAUTION: These schematic diagrams may have been revised. See "Service Information" chapter for details.

Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 10 of 11)

### Glossary

DP ON BD ADR EN	Dual Port On Board Address Enable
ON BD CMD EN	On Board Command Enable
ON BD RAM ACK	On Board Random Access Memory Acknowledge
RAM CS	Random Access Memory Chip Select
SLAVE CMD EN	Slave Command Enable
SLAVE DATA EN	Slave Data Enable





THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS RECEIVED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

REV		DESCRIPTION	DFT	CHK	DATE	APPROVED
SEE SHEET ONE						

DRAWN	ISSUED	SIZE	CODE	DWG NO.	REV
		D	OMS	143377	A
SCALE		NONE		SHEET 11	

CAUTION: These schematic diagrams may have been revised. See "Service Information" chapter for details.

Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 11 of 11)



# APPENDIX A

## TELETYPEWRITER MODIFICATIONS

### A-1. INTRODUCTION

This appendix provides information required to modify a Model ASR-33 Teletypewriter for use with certain Intel iSBC 80 computer systems.

### A-2. INTERNAL MODIFICATIONS

#### WARNING

Hazardous voltages are exposed when the top cover of the teletypewriter is removed. To prevent accidental shock, disconnect the teleprinter power cord before proceeding beyond this point.

Remove the top cover and modify the teletypewriter as follows:

- a. Remove blue lead from 750-ohm tap on current source resistor, reconnect this lead to 1450-ohm tap. (Refer to figures A-1 and A-2.)
- b. On terminal block, change two wires as follows to create an internal full-duplex loop (refer to figures A-1 and A-3):
  1. Remove brown/yellow lead from terminal 3; reconnect this lead to terminal 5.
  2. Remove white/blue lead from terminal 4; reconnect this lead to terminal 5.
- c. On terminal block, remove violet lead from terminal 8; reconnect this lead to terminal 9. This changes the receiver current level from 60 mA to 20 mA.

A relay circuit card must be fabricated and connected to the paper tape reader drive circuit. The relay circuit card to be fabricated requires a relay, a diode, a thyrector, a small 'vector' board for mounting the components, and suitable hardware for mounting the assembled relay card.

A circuit diagram of the relay circuit card is included in figure A-4; this diagram also includes the part numbers of the relay, diode, and thyrector. (Note

that a 470-ohm resistor and a 0.1 F capacitor may be substituted for the thyrector.) After the relay circuit card has been assembled, mount it in position as shown in figure A-5. Secure the card to the base plate using two self-tapping screws. Connect the relay circuit to the distributor trip magnet and mode switch as follows:

- a. Refer to figure A-4 and connect a wire (Wire 'A') from relay circuit card to terminal L2 on mode switch. (See figure A-6.)
- b. Disconnect brown wire shown in figure A-7 from plastic connector. Connect this brown wire to terminal L2 on mode switch. (Brown wire will have to be extended.)
- c. Refer to figure A-4 and connect a wire (Wire 'B') from relay circuit board to terminal L1 on mode switch.

### A-3. EXTERNAL CONNECTIONS

Connect a two-wire receive loop, a two-wire send loop, and a two-wire tape reader control loop to the external device as shown in figure A-4. The external connector pin numbers shown in figure A-4 are for interface with an RS232C device.

### A-4. iSBC 530 TTY ADAPTER

The iSBC 530 TTY adapter, which converts RS232C signal levels to an optically isolated 20 mA current loop interface, provides signal translation for transmitted data, received data, and a paper tape reader relay. The iSBC 530 TTY adapter interfaces an Intel iSBC 80 computer system to a teletypewriter as shown in figure A-8.

The iSBC 530 TTY adapter requires +12V at 98 mA and -12V at 98 mA. An auxiliary supply must be used if the iSBC 80 system does not supply this power. A schematic diagram of the iSBC 530 TTY adapter is supplied with the unit. The following auxiliary power connector (or equivalent) must be procured by the user:

Connector, Molex 09-50-7071  
Pins, Molex 08-50-0106  
Polarizing Key, Molex 15-04-0219






Figure A-1. Teletype Component Layout




Figure A-2. Current Source Resistor




Figure A-3. Terminal Block




Figure A-4. Teletypewriter Modifications




Figure A-5. Relay Circuit




Figure A-6. Mode Switch




Figure A-7. Distributor Trip Magnet




Figure A-8. TTY Adapter Cabling



## APPENDIX B iSBC 300 MULTIMODULE RAM AND iSBC 340 MULTIMODULE EPROM

### B-1. INTRODUCTION

This appendix provides information for installing the iSBC 300 Multimodule RAM Board and the iSBC 340 Multimodule EPROM Board on the iSBC 86/12A board.

### B-2. iSBC 300 MULTIMODULE RAM INSTALLATION

The following steps explain how to unpack and install the iSBC 300 Multimodule RAM.

1. Unpack the iSBC 300 Multimodule RAM.
2. Inspect the iSBC 300 Multimodule RAM for damage. If damage exists, follow the instructions for repairs in Section 5 of this manual.
3. Remove the iSBC 86/12A board from the backplane and place it on a soft surface (preferably a piece of foam), component side up.
4. Remove IC (8202) at A70 from the iSBC 86/12A board.
5. Remove IC's (74S373) at A71 and A91 from the iSBC 86/12A board.
6. Insert the iSBC 300 Multimodule RAM mating pins into socket A70 and other mating pins, orienting the board as shown in figure B-1.

### NOTE

Save these IC's, they will be reinstalled at a later step.




Figure B-1. iSBC 300 Multimodule RAM Orientation

7. Ensure the mating pins are aligned and carefully press the iSBC 300 Multimodule RAM into place by applying pressure at A1 of the iSBC 300 Multimodule RAM.
8. Place nylon spacer between the iSBC 86/12A board and the iSBC 300 Multimodule RAM board at one of the holes shown in figure B-1.
9. Insert screw from solder side through the iSBC 86/12A board, the spacer, and the iSBC 300 Multimodule RAM board.
10. Attach nut and tighten finger tight.
11. Repeat steps 8 through 10 for the other two holes.
12. Tighten all three screws, using a screw driver.



Do not overtighten screws as damage to the board could result.

13. Insert 8202 IC (removed in step 4) into location A1 on the iSBC 300 Multimodule RAM.
14. Insert the two 74S373 IC's (removed in step 5) into locations A2 and A11 on the iSBC 300 Multimodule RAM.



Ensure that the IC's are properly oriented in their sockets or they could be damaged when power is applied.

15. Remove two IC's, from the iSBC 86/12A board at locations A67 and A68.
16. Insert new IC, part number 142672-001, at location A67.
17. Insert new IC, part number 142672-002, at location A68.
18. Set the switches on S1 per figure 2-1.

### B-3. ISBC 340 MULTIMODULE EPROM INSTALLATION

The following steps explain how to unpack and install the iSBC 340 Multimodule EPROM.

1. Unpack the iSBC 340 Multimodule EPROM.
2. Inspect the iSBC 340 Multimodule EPROM for damage. If damage exists, follow the instructions for repairs in Section 5 of this manual.

3. Install your EPROM's in the iSBC 340 Multimodule EPROM.
4. Trim the leads of the EPROMs at the end of the connectors.



Do not cut connectors.

5. Remove the iSBC 86/12A board from the backplane and place it on a soft surface (preferably a piece of foam), component side up.
6. Remove EPROM's from locations A28 and A46, if installed.
7. Bend all capacitors, that will reside under the iSBC 340 Multimodule EPROM, down against the board.
8. Hold the iSBC 86/12A board on edge and install two screws (reference figure B-2), from the solder side.
9. Place a spacer on each of the screws.
10. Install the iSBC 340 Multimodule EPROM on the iSBC 86/12A board in the location shown in figure B-2.
11. Press the iSBC 340 Multimodule EPROM into place by pressing at locations A3 and A6.
12. Install the two nuts and tighten them finger tight.
13. Tighten the two nuts with a screw driver.



Do not over tighten as damage to the board could result.


14. Reinstall the EPROM's removed in step 6 in locations A3 and A6, of the iSBC 340 board.
15. Set the switches on S1 per Table 2-4.

### B-4. SERVICE INFORMATION

The following paragraphs provide a list of replaceable parts and service diagrams.

### B-5. REPLACEABLE PARTS

Table B-1 provides a list of replaceable parts for the



**Figure B-2. iSBC 340 Multimodule EPROM Orientation**

iSBC 300 Multimodule RAM and iSBC 340 Multimodule EPROM. Table B-2 identifies and locates the manufacturers specified in the MFR CODE column in table B-1. Intel parts that are available on the open market are listed in the MFR CODE columns as "COML"; every effort should be made to procure these parts from a local (commercial) distributor.

**B-6. SERVICE DIAGRAMS**

The iSBC 300 Multimodule RAM parts location diagram and schematic diagram are provided in figures B-3 and B-4, respectively. The iSBC 340 Multimodule PROM parts location diagram and schematic diagram are provided in figures B-5 and B-6, respectively.

**Table B-1. Replaceable Parts, iSBC 300 Multimodule RAM and iSBC 340 Multimodule PROM**

Reference Designation	Description	Mfr. Part No.	Mfr. Code	Qty.
A3-10,12-19 (300)	IC, Intel 2117-4, Dynamic RAM	2117-4	COML	16
C1-6 (340)	Cap., Cer, 0.1 $\mu$ F, +80 -20%, 50V	OBD	COML	6
C1-3,6,8,10,12-21,23,25,27-24 (300)	Cap., Cer., 0.1 $\mu$ F, +80 -20%, 50V	OBD	COML	26
C4,7,9,11,22,24,26,38 (300)	Cap., mono, 0.01 $\mu$ F, $\pm$ 10%, 15V	OBD	COML	8
C5,36,37 (300)	Cap., tant, 22 $\mu$ F, $\pm$ 10%, 15V	OBD	COML	3

8 7 6 5


THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS RECEIVED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

D

C

B

A



**Glossary**

WE1/ and WE2/	Write Enable 1 and 2
DMR0-DMRF	Data Out 0-F
DM0-DMF	Data In 0-F

**NOTES: UNLESS OTHERWISE SPECIFIED**

1. ASSY PART NO. IS 1001798-01. THIS DRAWING AND PARTS LIST ARE TRACKING DOCUMENTS.
2. WORKMANSHIP PER MCOB QAWS 99-0007-001.
3. MARK DASH NO. & REV LEVEL WITH CONTRASTING PERM COLOR, NON-CONDUCTIVE, .12 HIGH, APPROX WHERE SHOWN.
4. MARK ASSY VENDOR I.D. WITH CONTRASTING PERM COLOR, NON-CONDUCTIVE, APPROX WHERE SHOWN.
5. TRIM I.C. LEADS AFTER ASSY TO .050 MAX.
6. I.C. A1, A2, & A11 ARE SUPPLIED BY CUSTOMERS.

9300021 8 7 6 5





Figure B-3. iSBC 300 Multimodule RAM Parts Location Diagram



### Glossary

AB1-ABC	12 Address Bits 1-C
CS0/-CS3/	Chip Select 0 through Chip Select 3. (CS0/ = PCS0/, CS3/ = PCS3/, CS1 and CS2/ are not connected to iSBC 86/12A board.)
DB0-DBF	16 Data Bus 0-F
CS/	Chip Select (CS/ = PCS2/)
PGM/PD	Program/Power Down






Figure B-4. iSBC Multimodule RAM Schematic





Figure B-5. iSBC 340 Multimodule EPROM Parts Location Diagram



THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS ISSUED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

REVISIONS			
LTR	DESCRIPTION	SIGNATURE AND DATE	
		DFT	CHK ENGR
1	PROTOTYPE RELEASE	<i>[Signature]</i>	11/8/77
2	PROTOTYPE	<i>[Signature]</i>	11/17/77
A	DRN NO. 4-008	<i>[Signature]</i>	11/17/77

- NOTES: UNLESS OTHERWISE SPECIFIED
- CAPACITANCE VALUES ARE IN MICROFARADS, +80%,-20%,50V.
  - THESE (P) CONNECTIONS MATE WITH SOCKET ON MASTER BOARD.
  - JUMPER - HARDWARE CONNECTION.
  - ALL PROMS ARE SUPPLIED BY CUSTOMERS.

QUANTITY PER DASH NO.		ITEM NO.	PART NUMBER	DESCRIPTION
SCALE: NONE		SIGNATURE		DATE
TOL	2 PLC	3 PLC	ANGLE	DRN BY: <i>[Signature]</i>
MATERIAL:		CHK BY: <i>[Signature]</i>		DATE: 11/17/77
FINISH:		DFT APPD: <i>[Signature]</i>		ENGR APPD: <i>[Signature]</i>
NEXT ASSY		USED ON	CODE:	SHEET 1 OF 1
1001821		iSBC340	TITLE: SCHEMATIC iSBC 340 PROM MULTIMODULE	
3085 BOWERS AVE. SANTA CLARA CALIF. 95051		SIZE: D		DEPT: OMS
DRAWING NO. E2001823		REV: A		

Figure B-6. iSBC 340 Multimodule EPROM Schematic



# APPENDIX C

## CUSTOM PROGRAMMED PROMS

### C-1. INTRODUCTION

This appendix provides information about two custom programmed PROMs that are used on the iSBC 86/12A board. One is used for on-board Chip Select and Address Selection (A68), and the other is used for Address Transformation (A67).

The PROMs that are shipped from the factory with the iSBC 86/12A, support the basic iSBC 86/12A board with or without the iSBC 340 Multimodule PROM. When the iSBC 300 Multimodule RAM is ordered, a new set of PROMs are shipped. These two configurations are described in the following paragraphs.

A third configuration is listed in table C-8 that may be programmed by the customer. This third configuration allows 2758's, 2716's, or 2732's to be installed on the iSBC 340 Multimodule EPROM memory expansion board.

### C-2. ADDRESS TRANSFORMATION PROM

The iSBC 86/12A board has up to 64k of dual port RAM which may be accessed by both the on-board

processor and the bus. The base address of RAM on-board is fixed. The base address of RAM from the bus may be set on any 8k (or 16k if iSBC 300 Multimodule RAM installed) boundary. It is the job of this PROM to transform the bus address to the proper on-board address for correct dual-port access.

The base address, as seen from the bus, is set by 4 switches: sections 1 through 4 of S1. These switches may be set in any one of 16 patterns, corresponding to the sixteen 8k or 16k boundaries in a 128k address space. Table C-1 shows how these switches are set.

The size of RAM available to the bus may also be specified. Two additional switches enable 8k, 16k, 24k, or 32k (16k, 32k, 48k, or 64k if iSBC 340 Multimodule RAM installed) to the bus. See table C-2.

RAM may also be totally disabled from the bus by selecting a 128k byte segment that is out of range. This is accomplished by jumpering post 112 to 114 and removing any other segment jumper.

The PROM used is an Intel 3625, 1k by 4 bipolar PROM. As such, it has 10 address inputs and 4 outputs. Four of the inputs, (PROM address lines A0,

**Table C-1. RAM Base Address**

S1*				BASE ADDRESS
1-16	2-15	3-14	4-13	
O	O	O	O	1 F F F F
O	O	O	C	1 D F F F
O	O	C	O	1 B F F F
O	O	C	C	1 9 F F F
O	C	O	O	1 7 F F F
O	C	O	C	1 5 F F F
O	C	C	O	1 3 F F F
O	C	C	C	1 1 F F F
C	O	O	O	O F F F F
C	O	O	C	O D F F F
C	O	C	O	O B F F F
C	O	C	C	O 9 F F F
C	C	O	O	O 7 F F F
C	C	O	C	O 5 F F F
C	C	C	O	O 3 F F F
C	C	C	C	O 1 F F F

\* C = Closed, O = Open

Table C-2. RAM Size

S1*		RAM Available to Bus
6-11	5-12	
C	C	8k/16k
C	O	16k/32k
O	C	24k/48k
O	O	32k/64k

\* C = Closed, O = Open

A1, A2, A3) connect directly to bus address lines ADRD/, ADRE/, ADRF/, and ADR10/. These lines tell the PROM the current address on the bus so that the PROM may determine if that address is for the on-board RAM. Since the address lines on the bus are inverted, the address represented by the inputs will be the complement of the actual input. Four more address inputs (PROM lines A4, A5, A6, A7) connect to the base address switches to tell the PROM the top address of the RAM. The final two inputs (PROM lines A8 and A9) connect to the bus memory size switches to determine the amount of RAM available to the bus.

One of the PROM outputs (O4) is the RAM select line. This output is negative-true, that is, it goes low when an on-board RAM location is selected.

The other three outputs are the transformed address lines to the RAM. These lines are also negative-true. Output O1=ATRD/, O2=ATRE/, O3=ATRF/.

For explanation purposes, the PROM is broken up into four 256-byte pages. Each page corresponds to one setting of the RAM size switches. Table C-3 shows the relation between switch settings and the PROM page selected.

### C-3. ADDRESS TRANSFORMATION PROM CONFIGURATIONS

Table C-4 lists the address transformation PROM outputs for a factory shipped PROM (A67) to support the iSBC 86/12A board. For presentation, the PROM

address is divided into 3 groups. The page number (A) specifies the upper 2 bits of the PROM address (A8 and A9). The left hand column of each table (B) specifies the middle 4 bits of the PROM address (A4, A5, A6, and A7). The top row of each table specifies the lower 4 bits of the PROM address (A0, A1, A2, and A3).

The PROM address may be found by combining the bits from groups A, B, and C. For example, a particular entry is on page 3, row 4, column 5. The address within the PROM is 345 hex.

Table C-5 lists the address transformation PROM outputs for a factory shipped PROM (A67) to support the iSBC 86/12A board and the iSBC 300 Multi-module RAM.

### C-4. MEMORY CHIP SELECT PROM

The iSBC 86/12A can have up to 64k of on-board RAM and up to 8 EPROMs. These functional blocks are interconnected with several on-board buses. It is the job of the memory chip select PROM to select the proper block, send control signals to the bus enable logic, and generate an acknowledge if required.

The PROM used is an Intel 3625, 1k by 4 bipolar PROM. As such, it has 10 address inputs and 4 outputs. Eight of the inputs (PROM address input lines A0-A7) connect to CPU address lines ABB-AB12 so that the PROM may select the proper chips. PROM address input lines A8 and A9 connect to switch S1 positions 7 and 8 which allows the user to select 1 of 4 possible sizes for the EPROM block.

There are four output lines from the memory chip select PROM. The two lower outputs (O1 and O2) are encoded by a 2-to-4 line decoder. The outputs from the 2-to-4 line decoder select which set of EPROM chips will be enabled. The two upper outputs (O3 and O4) are used to control the on or off board RAM request and to enable or disable the 2-to-4 line decoder for PROM selection. Table C-6 lists the output coding from the memory chip select PROM and table C-7 lists the input and outputs for the 2-to-4 decoder.

Table C-3. RAM Size - PROM Page

S1*		RAM Size	PROM Page	PROM Address Range
8-9	7-10			
C	C	8k/16k	0	000 - 0FF
C	O	16k/32k	1	100 - 1FF
O	C	24k/48k	2	200 - 2FF
O	O	32k/64k	3	300 - 3FF

\* C = Closed, O = Open

**Table C-4. Translator PROM Contents for Intel Part Number 9100134**

Page 0 A = 0 8K of RAM (Part Number 9100134)																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	4
1	F	F	F	F	F	F	F	F	F	F	F	F	F	F	4	F
2	F	F	F	F	F	F	F	F	F	F	F	F	F	4	F	F
3	F	F	F	F	F	F	F	F	F	F	F	F	4	F	F	F
4	F	F	F	F	F	F	F	F	F	F	F	4	F	F	F	F
5	F	F	F	F	F	F	F	F	F	F	4	F	F	F	F	F
6	F	F	F	F	F	F	F	F	4	F	F	F	F	F	F	F
7	F	F	F	F	F	F	F	4	F	F	F	F	F	F	F	F
8	F	F	F	F	F	F	4	F	F	F	F	F	F	F	F	F
9	F	F	F	F	F	4	F	F	F	F	F	F	F	F	F	F
A	F	F	F	F	4	F	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	4	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	4	F	F	F	F	F	F	F	F	F	F	F	F
D	F	F	4	F	F	F	F	F	F	F	F	F	F	F	F	F
E	F	4	F	F	F	F	F	F	F	F	F	F	F	F	F	F
F	4	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
Page 1 A = 1 16K of RAM																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
1	F	F	F	F	F	F	F	F	F	F	F	F	F	F	4	5
2	F	F	F	F	F	F	F	F	F	F	F	F	F	4	5	F
3	F	F	F	F	F	F	F	F	F	F	F	F	4	5	F	F
4	F	F	F	F	F	F	F	F	F	F	4	5	F	F	F	F
5	F	F	F	F	F	F	F	F	F	4	5	F	F	F	F	F
6	F	F	F	F	F	F	F	F	4	5	F	F	F	F	F	F
7	F	F	F	F	F	F	F	4	5	F	F	F	F	F	F	F
8	F	F	F	F	F	F	4	5	F	F	F	F	F	F	F	F
9	F	F	F	F	F	4	5	F	F	F	F	F	F	F	F	F
A	F	F	F	F	4	5	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	4	5	F	F	F	F	F	F	F	F	F	F
C	F	F	F	4	5	F	F	F	F	F	F	F	F	F	F	F
D	F	F	4	5	F	F	F	F	F	F	F	F	F	F	F	F
E	F	4	5	F	F	F	F	F	F	F	F	F	F	F	F	F
F	4	5	F	F	F	F	F	F	F	F	F	F	F	F	F	F
Page 2 A = 1 24K of RAM																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
1	F	F	F	F	F	F	F	F	F	F	F	F	F	F	4	5
2	F	F	F	F	F	F	F	F	F	F	F	F	F	4	5	6
3	F	F	F	F	F	F	F	F	F	F	F	4	5	6	F	F
4	F	F	F	F	F	F	F	F	F	F	4	5	6	F	F	F
5	F	F	F	F	F	F	F	F	F	4	5	6	F	F	F	F
6	F	F	F	F	F	F	F	F	4	5	6	F	F	F	F	F
7	F	F	F	F	F	F	F	4	5	6	F	F	F	F	F	F
8	F	F	F	F	F	F	4	5	6	F	F	F	F	F	F	F
9	F	F	F	F	F	4	5	6	F	F	F	F	F	F	F	F
A	F	F	F	F	4	5	6	F	F	F	F	F	F	F	F	F
B	F	F	F	F	4	5	6	F	F	F	F	F	F	F	F	F
C	F	F	F	4	5	6	F	F	F	F	F	F	F	F	F	F
D	F	F	4	5	6	F	F	F	F	F	F	F	F	F	F	F
E	F	4	5	6	F	F	F	F	F	F	F	F	F	F	F	F
F	4	5	6	F	F	F	F	F	F	F	F	F	F	F	F	F

**Table C-4. Translator PROM Contents for Intel Part Number 9100134 (Cont'd)**

Page 3 A = 3 32K of RAM																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
1	F	F	F	F	F	F	F	F	F	F	F	F	F	F	4	5
2	F	F	F	F	F	F	F	F	F	F	F	F	F	4	5	6
3	F	F	F	F	F	F	F	F	F	F	F	F	F	4	5	6
4	F	F	F	F	F	F	F	F	F	F	F	F	4	5	6	7
5	F	F	F	F	F	F	F	F	F	F	F	4	5	6	7	F
6	F	F	F	F	F	F	F	F	F	4	5	6	7	F	F	F
7	F	F	F	F	F	F	F	F	4	5	6	7	F	F	F	F
8	F	F	F	F	F	F	F	4	5	6	7	F	F	F	F	F
9	F	F	F	F	F	F	4	5	6	7	F	F	F	F	F	F
A	F	F	F	F	F	4	5	6	7	F	F	F	F	F	F	F
B	F	F	F	F	4	5	6	7	F	F	F	F	F	F	F	F
C	F	F	F	4	5	6	7	F	F	F	F	F	F	F	F	F
D	F	F	4	5	6	7	F	F	F	F	F	F	F	F	F	F
E	F	4	5	6	7	F	F	F	F	F	F	F	F	F	F	F
F	4	5	6	7	F	F	F	F	F	F	F	F	F	F	F	F

**Table C-5. Translator PROM Contents for Intel Part Number 142672-001**

Page 0 A = 0 16K of RAM																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0
1	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	1
2	F	F	F	F	F	F	F	F	F	F	F	F	F	0	1	F
3	F	F	F	F	F	F	F	F	F	F	F	F	0	1	F	F
4	F	F	F	F	F	F	F	F	F	F	F	0	1	F	F	F
5	F	F	F	F	F	F	F	F	F	F	0	1	F	F	F	F
6	F	F	F	F	F	F	F	F	0	1	F	F	F	F	F	F
7	F	F	F	F	F	F	F	0	1	F	F	F	F	F	F	F
8	F	F	F	F	F	F	0	1	F	F	F	F	F	F	F	F
9	F	F	F	F	F	0	1	F	F	F	F	F	F	F	F	F
A	F	F	F	F	F	0	1	F	F	F	F	F	F	F	F	F
B	F	F	F	0	1	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	0	1	F	F	F	F	F	F	F	F	F	F	F
D	F	F	0	1	F	F	F	F	F	F	F	F	F	F	F	F
E	F	0	1	F	F	F	F	F	F	F	F	F	F	F	F	F
F	0	1	F	F	F	F	F	F	F	F	F	F	F	F	F	F

Page 1 A = 1 32K of RAM																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
1	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	1
2	F	F	F	F	F	F	F	F	F	F	F	F	F	0	1	2
3	F	F	F	F	F	F	F	F	F	F	F	F	0	1	2	3
4	F	F	F	F	F	F	F	F	F	F	F	0	1	2	3	F
5	F	F	F	F	F	F	F	F	F	F	0	1	2	3	F	F
6	F	F	F	F	F	F	F	F	F	0	1	2	3	F	F	F
7	F	F	F	F	F	F	F	0	1	2	3	F	F	F	F	F
8	F	F	F	F	F	F	0	1	2	3	F	F	F	F	F	F
9	F	F	F	F	F	F	0	1	2	3	F	F	F	F	F	F
A	F	F	F	F	0	1	2	3	F	F	F	F	F	F	F	F
B	F	F	F	F	0	1	2	3	F	F	F	F	F	F	F	F
C	F	F	F	0	1	2	3	F	F	F	F	F	F	F	F	F
D	F	F	0	1	2	3	F	F	F	F	F	F	F	F	F	F
E	F	0	1	2	3	F	F	F	F	F	F	F	F	F	F	F
F	0	1	2	3	F	F	F	F	F	F	F	F	F	F	F	F



**Table C-5. Translator PROM Contents for Intel Part Number 142672-001 (Continued)**

Page 2 A = 2 48K of RAM																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
1	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	1
2	F	F	F	F	F	F	F	F	F	F	F	F	F	0	1	2
3	F	F	F	F	F	F	F	F	F	F	F	F	0	1	2	3
4	F	F	F	F	F	F	F	F	F	F	F	0	1	2	3	4
5	F	F	F	F	F	F	F	F	F	F	0	1	2	3	4	5
6	F	F	F	F	F	F	F	F	F	0	1	2	3	4	5	F
7	F	F	F	F	F	F	F	F	0	1	2	3	4	5	F	F
8	F	F	F	F	F	F	F	0	1	2	3	4	5	F	F	F
9	F	F	F	F	F	F	0	1	2	3	4	5	F	F	F	F
A	F	F	F	F	F	0	1	2	3	4	5	F	F	F	F	F
B	F	F	F	F	0	1	2	3	4	5	F	F	F	F	F	F
C	F	F	F	0	1	2	3	4	5	F	F	F	F	F	F	F
D	F	F	0	1	2	3	4	5	F	F	F	F	F	F	F	F
E	F	0	1	2	3	4	5	F	F	F	F	F	F	F	F	F
F	0	1	2	3	4	5	F	F	F	F	F	F	F	F	F	F

Page 3 A = 3 64K of RAM																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
1	F	F	F	F	F	F	F	F	F	F	F	F	F	F	0	1
2	F	F	F	F	F	F	F	F	F	F	F	F	F	0	1	2
3	F	F	F	F	F	F	F	F	F	F	F	F	0	1	2	3
4	F	F	F	F	F	F	F	F	F	F	F	0	1	2	3	4
5	F	F	F	F	F	F	F	F	F	F	0	1	2	3	4	5
6	F	F	F	F	F	F	F	F	F	0	1	2	3	4	5	6
7	F	F	F	F	F	F	F	F	0	1	2	3	4	5	6	7
8	F	F	F	F	F	F	F	0	1	2	3	4	5	6	7	F
9	F	F	F	F	F	F	0	1	2	3	4	5	6	7	F	F
A	F	F	F	F	F	0	1	2	3	4	5	6	7	F	F	F
B	F	F	F	F	0	1	2	3	4	5	6	7	F	F	F	F
C	F	F	F	0	1	2	3	4	5	6	7	F	F	F	F	F
D	F	F	0	1	2	3	4	5	6	7	F	F	F	F	F	F
E	F	0	1	2	3	4	5	6	7	F	F	F	F	F	F	F
F	0	1	2	3	4	5	6	7	F	F	F	F	F	F	F	F

**C-5. MEMORY CHIP SELECT PROM CONFIGURATIONS**

Table C-8 lists the chip select PROM outputs for a factory shipped PROM (A68) to support the iSBC 86/12A board and an iSBC 340 Multimodule EPROM. For presentation, the PROM address is divided into 3 groups. The page number (A) specifies the upper 2 bits of the PROM address (A8 and A9). The left hand column of each table (B) specifies the middle 4 bits of the PROM address (A4, A5, A6, and A7). The top row of each table specifies the lower 4 bits of the PROM address (A0, A1, A2, and A3).

The PROM address may be found by combining the bits from groups A, B, and C. For example, a particular entry is on page 2, row A, column 7. The address within the PROM is 2A7 hex.

Table C-9 lists the chip select PROM outputs for a factory shipped PROM (A68) to support the iSBC 86/12A board, the iSBC 300 Multimodule RAM, and the iSBC 340 Multimodule EPROM.

Table C-10 lists the chip select PROM outputs for a customer programmed PROM (A68) to support Intel 2758, 2716, or 2732 EPROMs, iSBC 300 Multimodule RAM, and iSBC 340 Multimodule EPROM. The PROM map listed in Table C-10 must be programmed into an Intel 3625 PROM by the customer. This PROM replaces the decode PROM located at position A68 on the iSBC 86/12A board. The factory shipped PROM at location A67 is not replaced.

In Table C-10 the "x" value represents one of the following two values:

1. X = F if iSBC 300 Multimodule RAM expansion option is not installed.

2. X = 7 if iSBC 300 Multimodule RAM option is installed.

EPROMs. The following table lists the jumper and switch settings for 2716, 2732, or 2758 EPROMs.

**C-6. SWITCH SETTINGS FOR 2758, 2716, OR 2732 EPROMS WITH THE iSBC 340 MULTIMODULE EPROM**

Jumpers E94 through E99 and switch S1 must be reconfigured to accommodate 2716, 2732, or 2758

EPROM Type	Jumpers	Switch S1	
		8-9	7-10
2758	E94-E95, E97-E98	ON	ON
2716	E94-E96, E97-E98	ON	OFF
2732	E94-E96, E97-E99	OFF	ON

**Table C-6. Memory Chip Select PROM Outputs**

Chip Output				Function
O4	O3	O2	O1	
0	0	0	0	} Not Used
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	On Board RAM Request
1	0	0	0	PROM Chip Select 0*
1	0	0	1	PROM Chip Select 1*
1	0	1	0	PROM Chip Select 2
1	0	1	1	PROM Chip Select 3
1	1	0	0	} Off Board Memory Request
1	1	0	1	
1	1	1	0	
1	1	1	1	

\* Active only when iSBC 340 Multimodule EPROM is installed.

**Table C-7. EPROM Select Coding**

Input		Output			
1A	1B	PCS0/	PCS1/	PCS2/	PCS3/
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

Table C-8. Chip Select PROM Contents for Intel Part Number 9100129

Page 0 A = 0 2K of EPROM (Part Number 9100129)																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
1	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
2	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
3	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
4	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
5	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
6	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
7	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
D	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
E	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
F	F	F	F	F	F	F	F	F	F	F	F	F	F	A	A	B

Page 1 A = 1 4K of EPROM (Type 2716)																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
1	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
2	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
3	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
4	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
5	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
6	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
7	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
D	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
E	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
F	F	F	F	F	F	F	F	F	F	F	F	F	A	A	B	B

Page 2 A = 2 8K of EPROM (Type 2732)																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
1	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
2	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
3	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
4	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
5	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
6	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
7	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
D	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
E	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
F	F	F	F	F	F	F	F	F	A	A	A	A	B	B	B	B

**Table C-8. Chip Select PROM Contents for Intel Part Number 9100129 (Cont'd)**

Page 3 A = 3 16K of EPROM (Type 2732 with iSBC 340 Multimodule EPROM)																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
1	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
2	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
3	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
4	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
5	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
6	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
7	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
D	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
E	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
F	8	8	8	8	9	9	9	9	A	A	A	A	B	B	B	B

**Table C-9. Chip Select PROM Contents for Intel Part Number 142672-002**

Page 0 A = 0 2K of EPROM (Type 2758) (Part Number)																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
1	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
2	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
3	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
4	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
5	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
6	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
7	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
D	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
E	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
F	F	F	F	F	F	F	F	F	F	F	F	F	F	A	B	B

Page 1 A = 1 4K of EPROM (Type 2716)																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
1	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
2	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
3	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
4	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
5	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
6	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
7	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
D	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
E	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
F	F	F	F	F	F	F	F	F	F	F	F	F	A	A	B	B

**Table C-9. Chip Select PROM Contents for Intel Part Number 142672-002 (Continued)**

Page 2 A = 2 8K of EPROM (Type 2732)																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
1	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
2	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
3	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
4	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
5	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
6	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
7	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
D	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
E	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
F	F	F	F	F	F	F	F	F	A	A	A	A	B	B	B	B

Page 3 A = 3 16K of EPROM (Type 2732 with iSBC 340 Multimodule EPROM)																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
1	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
2	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
3	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
4	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
5	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
6	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
7	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
D	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
E	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
F	8	8	8	8	9	9	9	9	A	A	A	A	B	B	B	B

**Table C-10. User Coded Chip Select PROM Contents**

Page 0 A = 0 2K of EPROM (Type 2758)																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
2	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
3	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
4	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
5	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
6	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
7	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
D	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
E	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
F	F	F	F	F	F	F	F	F	F	F	F	F	8	9	A	B

Table C-10. User Coded Chip Select PROM Contents (Continued)

Page 1 A = 1 4K of EPROM (Type 2716)																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
2	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
3	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
4	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
5	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
6	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
7	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
D	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
E	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
F	F	F	F	F	F	F	F	F	8	8	9	9	A	A	B	B

Page 2 A = 2 8K of EPROM (Type 2732)																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
2	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
3	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
4	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
5	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
6	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
7	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
D	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
E	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
F	8	8	8	8	9	9	9	9	A	A	A	A	B	B	B	B

Page 3 A = 3 8K of EPROM (Type 2732)																
B = Base Address Switches	C = Bus Address (Inverted)															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
2	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
3	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
4	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
5	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
6	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
7	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
9	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
A	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
B	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
C	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
D	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
E	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
F	8	8	8	8	9	9	9	9	A	A	A	A	B	B	B	B



# APPENDIX D

## iSBC 303™ PARITY GENERATOR BOARD

<b>CHAPTER 1</b>	
<b>GENERAL INFORMATION</b>	<b>PAGE</b>
Introduction .....	1-1
Description .....	1-1
Equipment Summary .....	1-1
Specifications .....	1-1

<b>CHAPTER 2</b>	
<b>PREPARATION FOR USE</b>	
Introduction .....	2-1
Unpacking & Inspection .....	2-1
Installation Considerations .....	2-1
Power Requirements .....	2-1
Cooling Requirements .....	2-1
Physical Dimensions .....	2-1
Jumper Configurations .....	2-1
Installation Procedure .....	2-3

<b>CHAPTER 3</b>	
<b>PROGRAMMING INFORMATION</b>	<b>PAGE</b>
Introduction .....	3-1
Programming Considerations .....	3-1

<b>CHAPTER 4</b>	
<b>PRINCIPLES OF OPERATION</b>	
Introduction .....	4-1
Functional Description .....	4-1
Circuit Analysis .....	4-2

<b>CHAPTER 5</b>	
<b>SERVICE INFORMATION</b>	
Introduction .....	5-1
Diagnostic Test .....	5-1
Replaceable Parts .....	5-1
Service Diagrams .....	5-1
Service & Repair Authorization .....	5-1
External Signals .....	5-2



# CHAPTER 1 GENERAL INFORMATION

## 1-1. INTRODUCTION

The iSBC 303 Multimodule Generator/Checker parity board (figure 1-1) generates and checks the parity for up to 64K of iSBC 86 based on board dynamic RAM. It is designed to be used in systems that require minimal error checking. There is no degradation in the operating speed of the base board when using the iSBC 303 Parity board.

## 1-2. DESCRIPTION

The iSBC 303 Parity board is software controlled thus requiring few interconnections not already provided by the base board interface. Parity error indication is provided by two interrupt lines as well as two on board indicators. On a write operation, the parity bit is established and stored in the iSBC 303 Parity board for each byte of data. On a read operation, each byte of data that is read is checked for proper parity. If an error exists, a visual as well as an interrupt indication is given.

The addition of an iSBC 303 Parity board does not preclude the adding of other Multimodule boards.

## 1-3. EQUIPMENT SUPPLIED

The following is supplied with the iSBC 303 Parity board.

Schematic Diagram, dwg. no. 143172

Two 20 pin spacer sockets (for use when an iSBC 300 RAM Multimodule board is installed)

One 40 pin spacer socket (for use when an iSBC 300 RAM Multimodule board is installed)

Two socket pins (for use when an iSBC 300 RAM Multimodule board is installed)

Three long nylon spacers (for use when an iSBC 300 RAM Multimodule board is installed)

Three short nylon spacers

Three long nylon screws (for use when an iSBC 300 RAM Multimodule board is installed)

Three short nylon screws (for use when an iSBC 300 RAM Multimodule board is not installed)

Three nylon nuts

The spacers, screws, sockets, and nuts are used for mounting the iSBC 303 Parity board as described in section 2.

## 1-4. SPECIFICATIONS

Specifications for the iSBC 303 Parity board are listed in table 1-1.




Figure 1-1. iSBC 303™ Parity Board



Table 1-1. Specifications

<b>PHYSICAL CHARACTERISTICS</b>	
Width:	6.096 cm (2.40 inches).
Length:	15.875 cm (6.25 inches).
Height:	0.594 cm (0.234 inches) iSBC 303 Parity board only. 1.82 cm (0.718 inches) iSBC 303 Parity board and iSBC base board. 2.667 cm (1.05 inches) iSBC 303 Parity board, iSBC 300 Multimodule RAM board, and iSBC base board.
Weight:	70 gm (2.5 oz)
<b>ENVIRONMENTAL REQUIREMENTS</b>	
Operating Temperature:	0° to 55°C (32° to 131°F).
Relative Humidity:	To 90% without condensation.
<b>POWER REQUIREMENTS (Maximum)</b>	
V <sub>cc</sub> = +5V ±5%	
I <sub>cc</sub> = 605 mA (Does not include current for the Dynamic RAM Controller and Memory Latches as they are considered part of the base board power)	



## CHAPTER 2 PREPARATION FOR USE

### 2-1. INTRODUCTION

This chapter provides instructions for installing the iSBC 303 Parity board. These instructions include unpacking and inspection, installation considerations, physical dimensions, and installation procedures.

### 2-2. UNPACKING & INSPECTION

Inspect the shipping carton immediately upon receipt for evidence of mishandling during transit. If the shipping carton is severely damaged or water-stained, request that the carrier's agent be present when the carton is opened. If the carrier's agent is not present when the carton is opened and the contents are damaged, keep the carton and packing material for the agent's inspection.

For repairs to a product damaged in shipment contact the Intel Product Service HOTLINE to obtain a return authorization number and further instructions (see section 5-2). A purchase order will be required to complete the repair. A copy of the purchase order should be submitted to the carrier with your claim.

### 2-3. INSTALLATION CONSIDERATIONS

The iSBC 303 Parity board is designed to mount on an iSBC 86/12 or iSBC 86/12A board with or without an iSBC 300 Multimodule RAM board. Installation considerations such as power, cooling, mounting and physical size requirements, are outlined in the following paragraphs.

### 2-4. POWER REQUIREMENTS

The board requires +5V ( $\pm 0.25$ V) at 605 mA maximum. This power requirement does not include current for the Dynamic RAM Controller and Memory Latches as they are considered part of the base board power. All power is drawn from the host board through the mounting connectors.

### 2-5. COOLING REQUIREMENTS

The iSBC 303 Parity board dissipates 43.1 gram-calories/minute (0.174 BTU/minute) and adequate

circulation of air must be provided to prevent a temperature rise above 55°C (131°F). If operation to 60°C is required, a minimum air flow of 200 linear feet/minute will be required.

### 2-6. PHYSICAL DIMENSIONS

Physical dimensions of the iSBC 303 Parity board are as follows:

- a. Width: 6.096 cm (2.40 inches).
- b. Length: 16.193 cm (6.375 inches).
- c. Height: 0.594 cm (0.234 inches) iSBC 303 Parity board only.  
1.82 cm (0.718 inches) iSBC 303 Parity board and iSBC base board.  
2.667 cm (1.05 inches) iSBC 303 Parity board, iSBC 300 Multimodule RAM board, and iSBC base board.
- d. Weight: 70 grams (2.5 ounces)

### 2-7. CONNECTOR CONFIGURATION

Connector J2 provides the user interface to the base board. Table 2-1 lists the recommended mating shells and pins. The signals found on each pin of the J2 connector are listed in table 2-2 and the descriptions of the signal functions are also listed. Table 2-3 lists the DC characteristics of each of the signals on the J2 connector. Table 2-4 lists the AC characteristics of each of the signals on the J2 connector and figure 2-1 shows the timing of each of these signals.

### 2-8. JUMPER CONFIGURATION

The iSBC 303 Parity board includes three jumper-selectable options to allow the user to configure the board for his particular application. Table 2-5 summarizes these options and lists the grid reference locations of the jumpers as shown in figure 5-2 (schematic diagram). For convenience, all the jumper connections are made on connector J1.

Study table 2-5 carefully while making reference to figure 5-2. If the default (factory configuration) jumpers are appropriate for a particular function, no further action is required. If, however, a different configuration is required, reconfigure the jumpers as specified in table 2-5.

**Table 2-1. Recommended J2 Mating Connector Components**

Shells	Pins	
	Reeled	Loose
AMP 87456-4	86491-3	87045-2
BERG 65043-033	47564	47744

**Table 2-2. Connector J2 Pin Assignments**

Pin	Mnemonic	Functional Description
1		Reserved
2	INTR	Interrupt Request — Indicates that a maskable interrupt has occurred.
3		Reserved
4	NMI	Nonmaskable Interrupt — Indicates that a nonmaskable interrupt has occurred.
5	LOW	Low Check Bit — Indicates the status of the low check bit.
6	NMIMASK	Nonmaskable Interrupt Enable — This signal is used to enable/disable the nonmaskable interrupt.
7	HI	High Check Bit — Indicates the status of the high check bit.
8	PFIN	Power Fail Interrupt — This externally generated signal may be OR'ed into the NMI interrupt logic to provide a power fail interrupt input to the NMI interrupt of the base board.

**Table 2-3. DC Characteristics**

Signals	Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
HI LOW	V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 20 mA	2.5	0.5	V
	V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1 mA			
	*C <sub>L</sub>	Capacitive Load			15	pF
INTR	V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 12 mA	2.5	0.5	V
	V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -800 $\mu$ A			
	*C <sub>L</sub>	Capacitive Load			15	pF
NMI	V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8 mA	2.4	0.4	V
	V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 $\mu$ A			
	*C <sub>L</sub>	Capacitive Load			15	pF
NMIMASK	V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.30 $\mu$ A	2.4	-1.4	V
	I <sub>IH</sub>	Input Current at HIGH V	V <sub>IH</sub> = 2.4V			
	I <sub>IL</sub>	Input Current at LOW V	V <sub>IN</sub> = 0.4V			
	*C <sub>L</sub>	Capacitive Load				
PFIN	I <sub>IH</sub>	Input Current at HIGH V	V <sub>IN</sub> = 2.4V	-0.4	50	mA
	I <sub>IL</sub>	Input Current at LOW V	V <sub>IN</sub> = 0.5V			
	*C <sub>L</sub>	Capacitive Load				

\*Capacitive load values are approximations.

Table 2-4. AC Characteristics

Parameter	Minimum (ns)	Maximum (ns)	Description
t <sub>1</sub>		70	WE1/ high to INTR, HI, LOW clear
t <sub>2</sub>		112	WE1/ high to NMI clear
t <sub>3</sub>		104	NMIMASK high to NMI clear
t <sub>4</sub>	30		NMIMASK pulse width
t <sub>5</sub>	-400	72	DPRD/ high to INTR out
t <sub>6</sub>	-390	80	DPRD/ high to NMI out
t <sub>7</sub>	10 ms		Power up to first access
t <sub>8</sub>	-391	81	DPRD/ high to HI, LOW out

Table 2-5. Jumper Options

Jumper Installed	Function	Grid Ref.
J1-1 to J1-2	Selects address 0000H.	1ZD7
J1-3 to J1-4	Enables the use of PFIN.	1ZB4
J1-3 to J1-5*	Disables the use of PFIN.	1ZB4
J1-7 to J1-8	Inverts the NMIMASK function.	1ZB6

**2-9. INSTALLATION PROCEDURE**

The iSBC 303 Parity board is designed to be mounted atop the iSBC 86/12A board by way of socket pins that provide both the mechanical and electrical interface. The majority of the pins plug into IC sockets A70 (J1), A71 (J2), and A91 (J3) of the base board. The two write enable signals (WE1/ and WE2/) are provided via isolated socket pins J5 and J6 respectively. There are two configurations that must be considered when installing the iSBC 303 Parity Board. The first configuration that will be described is when the iSBC 303 Parity board is being mounted directly on the base board. The second configuration that will be described is when the iSBC 303 Parity board is being mounted on top of an iSBC 300 Multimodule RAM board.

The following steps explain how to install the iSBC 303 Parity board directly on the base board (iSBC 300 Multimodule RAM not installed).



Always turn off power before removing or installing any board.

1. Remove the base board from the backplane and place it on a soft surface (preferably a piece of foam), component side up.
2. Remove IC (8202) at A70 from the base board.

3. Remove IC's (74S373) at A71 and A91 from the base board.

**NOTE**

Save these IC's, they will be reinstalled at a later step.

4. Insert the iSBC 303 Parity board mating pins into socket A70 and other mating pins, orienting the board as shown in figure 2-2.
5. Ensure the mating pins are aligned and carefully press the iSBC 303 Parity board into place by applying pressure at U1 of the iSBC 303 Parity board.
6. Place a nylon spacer (use short spacers) between the base board and the iSBC 303 Parity board at one of the holes shown in figure 2-2.
7. Insert a screw (use short screws) from the solder side through the base board, the spacer, and the iSBC 303 Parity board.
8. Attach a nut and tighten finger tight.
9. Repeat steps 6 through 8 for the other two holes.
10. Tighten all three screws.



Do not overtighten screws as damage to the board could result.




Figure 2-1. User Interface Timing Relationship

11. Insert 8202 IC (removed in step 2) into location U1 on the iSBC 303 Parity board.
12. Insert the two 74S373 IC's (removed in step 3) into locations U2 and U10 on the iSBC 303 Parity board.

**CAUTION**

Ensure that the IC's are properly oriented in their sockets or they will be damaged when power is applied.

The following steps explain how to install the iSBC 303 Parity board on top of an iSBC 300 Multimodule RAM board that is installed on the base board.

**CAUTION**

Always turn off power before removing or installing any board.

1. Remove the base board (with the iSBC 300 Multimodule RAM board) from the backplane and place it on a soft surface (preferably a piece of foam), component side up.
  2. Remove IC (8202) at location A1 on the iSBC 300 Multimodule RAM board.
  3. Remove IC (74S373) at location A2 on the iSBC 300 Multimodule RAM board.
  4. Remove IC (74S373) at location A11 on the iSBC 300 Multimodule RAM board.
- NOTE**
- Save these IC's, they will be reinstalled at a later step.
5. Insert 40 pin spacer socket in location A1 on the iSBC 300 Multimodule RAM board.
  6. Insert 20 pin spacer sockets in locations A2 and A11 on the iSBC 300 Multimodule RAM board.
  7. Place a socket spacer pin on P5 on the iSBC 300 Multimodule RAM board.
  8. Place a socket spacer pin on P6 on the iSBC 300 Multimodule RAM board.
  9. Remove the three screws holding the iSBC 300 Multimodule RAM board in place (leave spacers in place).
  10. Insert the iSBC 303 Parity board mating pins into socket A1 and other mating pins of the iSBC 300 Multimodule RAM board, orienting the board as shown in figure 2-3.
  11. Ensure the mating pins are aligned and carefully press the iSBC 303 Parity board into place by applying pressure at U1 of the iSBC 303 Parity board.
  12. Place a nylon spacer (use long spacers) between the iSBC 300 Multimodule RAM board and the iSBC 303 Parity board at one of the holes shown in figure 2-3.
  13. Insert a nylon screw (use long screws) from the solder side through the base board, through the iSBC 300 Multimodule RAM board, through the spacer, and the iSBC 303 Parity board.
  14. Attach a nut and tighten finger tight.
  15. Repeat steps 12 through 14 for the other two holes.
  16. Tighten all three screws.
- CAUTION**
- Do not overtighten screws as damage to the board could result.
17. Insert 8202 IC (removed in step 3) into location U1 on the iSBC 303 Parity board.
  18. Insert the two 74S373 IC's (removed in steps 3 and 4) into locations U2 and U10 on the iSBC 303 Parity board.

**CAUTION**

Ensure that the IC's are properly oriented in their sockets or they will be damaged when power is applied.




Figure 2-2. iSBC 303™ Parity Board Orientation




Figure 2-3. iSBC 303™ Parity Board and iSBC 300™ Multimodule RAM Board Orientation



# CHAPTER 3 PROGRAMMING INFORMATION

## 3-1. INTRODUCTION

This chapter provides the programming information for the iSBC 303 Parity board.

## 3-2. PROGRAMMING CONSIDERATIONS

The four functions of the iSBC 303 board are controlled by a control byte that is stored in RAM. This control byte is written by the programmer any time the functions are to change or when the board is initialized. The on board address of the control port is selectable for either 0H (J1-2 to J1-1 jumpered) or 400H (J1-2 to J1-1 not jumpered) where the default address is 400H. This corresponds to address Base + 0 or Base + 400H for dual port access. Base is the

lowest dual port RAM address as seen from the Multibus interface. If it is desired to access the control byte from the Multibus interface, there must be no protected RAM. (i.e., all base board memory must be available to the Multibus interface. Figure 3-1 shows the control byte format. Note that four simultaneous functions may be performed by writing one byte. On power-up, this control byte is cleared which clears and masks both interrupts, clears and masks the LED indicators, and places the parity logic in the odd parity mode. The RAM address corresponding to the control byte address is also written when a command is written. As a result a copy of the current command byte is always stored in RAM automatically. Note that on power up the command image in RAM is not initialized.




Figure 3-1. Control Byte Format





## 4-1. INTRODUCTION

This chapter provides a functional description and a circuit analysis of the iSBC 303 Parity board. Figure 4-1 is a simplified block diagram of the iSBC 303 Parity Board.

## 4-2. FUNCTIONAL DESCRIPTION

A brief description of the functional blocks of logic comprising the iSBC 303 Parity board is given in the following paragraphs. An operational circuit analysis is given beginning with paragraph 4-15.

## 4-3. PARITY GENERATOR/CHECKER

This block includes three major functions that are described in the following paragraphs.

**4-4. PARITY MEMORY.** The parity memory is the heart of the operation of the iSBC 303 board. It contains 64K bit of dynamic RAM divided into two 32K bit banks. Its purpose is to store one parity bit for each byte written on a memory write operation and to provide a parity check bit for each byte read during a memory read operation.

**4-5. PARITY GENERATION.** The parity generate mode is entered during a memory write cycle. The WR/ signal going active forces one input on each of the parity generate circuits U3 and U11 to go low. The input bits from the data bus latches are also input to the parity generate circuits. A parity bit is then generated and written into the parity memory at the completion of the memory write cycle.




Figure 4-1. iSBC 303™ Parity Board Block Diagram

**4-6. PARITY CHECKER.** The parity check mode is entered during a memory read cycle. In this mode WR/ is high (inactive) which enables one leg of each of the input ANDs to the parity check circuits U3 and U11. This allows the parity bit stored in memory to appear at one input of the parity check circuits. In addition, data from the data bus latches appears at the remaining inputs of the check circuits. The check circuits then produce a check bit which is latched by the error latches on the rising edge of CAS/. If the check bit that was latched was a high, it indicates an error and the corresponding error indicator (HIPAR or LOPAR) will be turned on.

#### 4-7. MEMORY REFRESH CONTROL

The parity memory (U13, U14, U15, U16) is refreshed by an 8202 Dynamic RAM Controller (U1). This controller automatically refreshes the parity memory.

#### 4-8. DATA BUS LATCHES

The data bus latches (U2, U10) latch the data from the base board data bus. They are under control of the base board.

#### 4-9. COMMAND DECODE

The command decode circuitry is basically an address decoder and a 4-bit latch. The address bits from the address bus are applied to the address decoder. All the bits must be zero except for the AMA bit. The AMA bit is applied to U6 which acts as a programmable inverter. Depending on the address selection jumper (J1-1 - J1-2), the address selected will be 0H or 400H. The output of the decoder enables the 4-bit latch U5 on the rising edge of WE1/. U5 latches the command data from the data bus (DM0-DM3). The output from the 4-bit latch determines the functions that are performed.

#### 4-10. ERROR INTERRUPTS

There are two interrupt lines available to the base board. They are described in the following paragraphs.

**4-11. INTR.** The INTR error interrupt line indicates to the base board that a parity error was detected. It is designed to be used in conjunction with a base board interrupt that is maskable. Therefore no onboard mask is provided on the iSBC 303 Parity board. The INTR latch, once set, will remain set until it is cleared by a software command or power on reset.

**4-12. NMI.** The NMI error interrupt line indicates to the base board that a parity error was detected. It can also be jumpered to allow an external power fail interrupt to activate this circuit. It is designed to be used in conjunction with a base board interrupt that is nonmaskable. Therefore onboard mask circuitry is provided on the iSBC 303 Parity board. The NMI latch, once set, will remain set until it is cleared by a software command, power on reset, or by use of the mask pin.

#### 4-13. VISUAL ERROR INDICATORS

Two LEDs are provided on the iSBC 303 Parity boards to indicate when a parity error has occurred. One LED indicates parity check errors from the high byte of data and the other indicates check errors from the low byte of data. The LED latches, when set, will remain set until cleared by a software command or power on reset.

#### 4-14. ERROR INDICATOR SIGNALS

Two error indicator status signals are available to the base board. These signals can be checked by the base board when an error interrupt occurs. The two signals reflect the same information as the LEDs mounted on the board. The error indicator status latches, when set, will remain set until cleared by a software command or power on reset.

#### 4-15. CIRCUIT ANALYSIS

The schematic diagram for the iSBC 303 Parity board is given in figure 5-2. The schematic diagram consists of two sheets, each of which includes grid coordinates. Signals that traverse from one sheet to another have a letter assigned in a box that appears at the source and the destination.

Both active-high and active-low signals are used. A signal mnemonic that ends with a virgule (e.g., PCS/) denotes that the signal is active low ( $\leq 0.4V$ ). Conversely, a signal mnemonic without a virgule (e.g., LOW) denotes that the signal is active high ( $\geq 2.0V$ ).

#### 4-16. PARITY MEMORY

The parity memory consists of U13, U14, U15, and U16. U13 and U15 contain the parity bits for 0-32K of memory and U14 and U16 contain the parity bits for 33-64K of memory. The RAS0/ signal from the dynamic RAM controller (U1) selects U13 and U15 and RAS1/ selects U14 and U16.

#### 4-17. PARITY GENERATION

When the WR/ signal goes active, it places a low signal on U8-5,10. This low on the inputs to U8 causes a low to be placed on one input of each of the parity generate circuits U3-4 and U11-4. The other inputs to the parity generate circuits come from data bus latches U2 and U10. If there are an odd number of bits on the input to U3, then the output of U3-5 will be low. If there are an even number of bits on the input to U3, then the output of U3-5 will be high. The same is true for U11. These outputs from the parity generation circuits are applied to the inputs of exclusive-OR gate U6. If the iSBC 303 Parity board has been programmed for odd parity and the inputs to U6-4,9 are low, the outputs of U6 will be low indicating odd parity. This low is written into the parity memory at the end of the memory write cycle.

#### 4-18. PARITY CHECKER

During a read cycle the WR/ signal remains high (inactive) which enables one leg of each of the input ANDs (U8) to the parity check circuit. This allows the parity bit stored in memory (U13, U14, U15, U16) to appear at one input of the parity check circuits (U3, U11). In addition, data from the data bus latches appears at the remaining inputs of the check circuits. The check circuits then produce a check bit which is applied to one input of U6. If the iSBC 303 Parity board has been programmed for odd parity and the inputs to U6-4,9 are low, the outputs of U6 will be low indicating no parity error. If the output of U6-6 or U6-8 is high, it indicates an error and the U17 latches will be set. In addition, one of the U18 latches will be set to indicate that the error was on the high byte or the low byte.

#### 4-19. DATA BUS LATCHES

The information on the data bus is latched into the data bus latches (U2, U10) when XACK/ goes high. The output of the data bus latches is enabled when DPRD/ goes low. XACK/ and DPRD/ are generated on the base board.

#### 4-20. INTR INTERRUPT

If either the LOPAR or HIPAR signal on OR U9 pins 4 and 5 is high, latch U17-5 will be set when CAS/ goes high at the end of a read cycle. Latch U17-5 setting creates the INTR interrupt signal.

#### 4-21. NMI INTERRUPT

If either the LOPAR or HIPAR signal on OR U9 pins 4 and 5 is high, latch U17-9 will be set when CAS/ goes high at the end of a read cycle if the latch is not masked by NMIMASK. The NMIMASK signal is controlled by the base board. If jumper J1-7 to J1-8 is not installed, NMIMASK going high will reset latch U17-9 and hold it reset until the signal goes low. Holding NMIMASK high prevents an NMI interrupt from being generated. If jumper J1-7 to J1-8 is installed, the NMIMASK signal functions are inverted.

#### 4-22. HI/LO INDICATORS

When an INTR interrupt occurs, the value of LOPAR and HIPAR is clocked into latches U18. If either signal is high the latch will be set and the corresponding LED will be set. The outputs of U18 are also available to the base board for sensing which byte contained the parity error.

#### 4-23. ADDRESS AND COMMAND DECODE

Address bits AM1-AMf are decoded by U6, U12, and U4. The two addresses that are valid for the iSBC 303 Parity board are Base 0000H and Base 0400H. If address 0000H is to be used jumper J1-1 - J1-2 must be installed. When an address of all zeros is applied to the iSBC 303 Parity board and jumper J1-1 to J1-2 is installed, the output of U7-6 will go low and enable latch U5. If any address bit is not zero, the output of U7-6 will remain high and latch U5 will not be enabled. When jumper J1-1 to J1-2 is not installed, the AMA bit must be one to enable latch U5 (this corresponds to address 0400H). Exclusive OR U6 acts as an inverter when the jumper is not installed.

When latch U5 is enabled, it allows the command byte to be latched. The output from the command byte determines the conditions that the iSBC Parity board will operate under.





## CHAPTER 5 SERVICE INFORMATION

### 5-1. INTRODUCTION

This chapter provides a list of replaceable parts, service diagrams, and service assistance instructions for the iSBC 303 Parity board.

### 5-2. DIAGNOSTIC TEST

The EVEN/ODD signal on the iSBC 303 Parity board may be used as a forced error signal for diagnostic purposes. To force an error, the EVEN/ODD signal must be inverted (with respect to the normal operating level), under program control, during a memory write. After the data has been written, the EVEN/ODD signal should be returned to its normal operating state. When the forced error location is subsequently read, a parity error should occur allowing a check of the parity circuitry.

Note that whenever a command is written to the iSBC Parity board, the corresponding RAM address is written including a parity bit. In the diagnostic mode when error forcing is complete, the EVEN/ODD signal must be returned to its normal state which involves a memory write. This will force a bad parity bit at the command address. If the command address is subsequently read, a parity error will occur. Therefore, it is recommended that after exiting the diagnostic mode, a new command byte be written to the iSBC 303 Parity board to correct the bad parity bit.

In the diagnostic mode when forcing errors, any writes to the base board memory will generate a bad parity bit. This includes CALL's, PUSH's and any instructions which automatically perform writes that are hidden to the user. If after one of these instructions is executed, the user returns the EVEN/ODD bit to its normal state before the corresponding read (RET, POP, etc) a parity error will occur. Therefore, caution must be used when using these types of instructions in the diagnostic mode.

A suggested method of preventing this problem, is to repeat the same programming steps with the parity set to its normal state.

### 5-3. REPLACEABLE PARTS

Table 5-1 provides a list of replaceable parts for the iSBC 303 Parity board. Table 5-2 identifies and locates the manufacturers specified in the MFR

CODE column in table 5-1. Intel parts that are available on the open market are listed in the MFR CODE column as "COML"; every effort should be made to procure these parts from a local (commercial) distributor.

### 5-4. SERVICE DIAGRAMS

The iSBC 303 Parity board parts location diagram and schematic diagram are provided in figures 5-1 and 5-2, respectively. On the schematic diagram, a signal mnemonic that ends with a slash (e.g., PCS/) is active low. Conversely, a signal mnemonic without a slash (e.g., INTR) is active high.

### 5-5. SERVICE AND REPAIR ASSISTANCE

United States Customers can obtain service and repair assistance by contacting the Intel Product Service Hotline in Phoenix, Arizona. Customers outside the United States should contact their sales source (Intel Sales Office or Authorized Distributor) for service information and repair assistance.

Before calling the Product Service Hotline, you should have the following information available:

- a. Date you received the product.
- b. Complete part number of the product (including dash number). On boards, this number is usually silk-screened onto the board. On other MCSD products, it is usually stamped on a label.
- c. Serial number of product. On boards, this number is usually stamped on the board. On other MCSD products, the serial number is usually stamped on a label.
- d. Shipping & billing addresses.
- e. If your Intel product warranty has expired, you must provide a purchase order number for billing purposes.
- f. If you have an extended warranty agreement, be sure to advise the Hotline personnel of this agreement.

Use the following numbers for contacting the Intel Product Service Hotline:

**TELEPHONE**

All U.S. locations, except Alaska, Arizona, & Hawaii:

(800) 528 - 0595

All other locations: (602) 869 - 4600

TWX NUMBER: 910 - 951 - 1330

Always contact the Product Service Hotline before returning a product to Intel for repair. You will be given a repair authorization number, shipping instructions, and other important information which will help Intel provide you with fast, efficient service. If you are returning the product because of damage sustained during shipment or if the product is out of warranty, a purchase order is required before Intel can initiate the repair.

In preparing the product for shipment to the Repair Center, use the original factory packing material, if possible. If this material is not available, wrap the product in a cushioning material such as Air Cap TH - 240, manufactured by the Sealed Air Corporation, Hawthorne, N.J. Then enclose in a heavy duty corrugated shipping carton, and label "FRAGILE" to ensure careful handling. Ship only to the address specified by Product Service Hotline personnel.

**5-6. INTERNAL SIGNALS**

Internal board signals which traverse from one sheet to another in figure 5-2 are identified by a single alpha character within a box (e.g., C ). The signal mnemonic is shown adjacent to the boxed character, along with the source or destination sheet number (e.g., SH 2, PCS/ B ). Signals coming into the sheet are shown on the left side of the diagram. Conversely, signals leaving the sheet are shown on the right side.

To follow a signal from one sheet to another, read the sheet number and boxed character, then look for the same boxed character on the indicated sheet. For example, if you are going to trace the path of WE1/ when it exits sheet 2, the first step would be to turn to the indicated sheet. Since WE1/ will be entering sheet 1, as shown on sheet 2, look for the D symbol on the left side of the sheet. Notice that the inputs also list the source sheet number (sheet 2 in this example).

Each signal will keep the same boxed character throughout figure 5-2. This will enable you to trace the signal to any sheet with minimal effort.

The internal board signal mnemonics are listed and defined in table 5-3. The signals are listed according to boxed code alphabetical order.

**Table 5-1. Replaceable Parts**

Reference Designation	Description	Mfr. Part No.	Mfr. Code	Qty.
C1-4, 6-11, 13, 14	Cap., Cer. 0.10 $\mu$ F, +80 -20%, 50V	MA205E104ZAA	AVX	12
C5	Cap., Tant, 22 $\mu$ F, $\pm$ 10%, 15V	T110B226K015AS	KEM	1
C12	Cap., Tant, 10 $\mu$ F, $\pm$ 10%, 20V	T110B106K20AS	KEM	1
CR1	Diode, IN914B, 25W, 75V	IN4148	FAIR	1
CR2, 3	Diode, LED, RED	550-2406	DIALC	2
E1,4	Term, PCB, Turret switch	2010B	USECO	2
J1,2	Header, 8-pin			2
R1-4	Res., Carb, 10K, 1/4W, $\pm$ 5%	CB1035	AB	4
R5	Res., Carb, 100K, 1/4W, $\pm$ 5%	CB1045	AB	1
R6,7	Res., Carb, 270 ohms, 1/4W, $\pm$ 5%	CB2715	AB	2
U3,11	IC, 74S280, Odd/Even Parity Generator/Checker	SN74S280N	TI	2
U4,12	IC, 7425, Positive NOR-Gate	SN7425N	TI	2
U5	IC, 74LS173, 4-Bit Register	SN74LS173N	TI	1
U6	IC, 74S86, Exclusive OR-Gate	SN74S86	TI	1
U6	IC, 74S86, Exclusive OR-Gate	SN74S86	TI	1
U7	IC, 7413, Positive NAND Schmitt Trigger	SN7413	TI	1
U8	IC, 74LS08, Quad 2-Input AND Gate	SN74LS08	TI	1
U9	IC, 74LS32, Quad 2-Input OR Gate	SN74LS32	TI	1
U13-16	IC, 2118, Dynamic RAM	2118	INTEL	4
U17,18	IC, 74S74, Dual D-Type Edge-Triggered Flip-Flop	SN74S74	TI	2
	Socket Pin, Spc1	LSG-1AG-38-1	AUG	82

**Table 5-2. List of Manufacturer's Codes**

<b>Mfr. Code</b>	<b>Manufacturer</b>	<b>Address</b>
AB	Allen-Bradley Co.	Highland Hts., OH
AUG	August Inc.	Attleboro, MA
AVX	AVX Ceramics	Myrtle Beach, SC
DIALC	Dialight	Brooklyn, NY
FAIR	Fairchild Ind. Prod. Div.	Commack, NY
INTEL	Intel Corp.	Santa Clara, CA
KEM	Kemet	Greenville, SC
TI	Texas Instruments, Inc.	Dallas, TX
USECO	Useco, Div., Litton Ind.	Van Nuys, CA
COML	Available from any commercial source Order by description (OBD).	

**Table 5-3. Glossary of Internal Signal Mnemonics**

<b>Code</b>	<b>Signal Mnemonic</b>	<b>Description</b>
A	AM1-AMF	Memory Address Bits 1-F
B	PCS/	Protected Chip Select
C	DM0-DM3	Memory Bus data Bits 0-3
D	WE1/	Write Enable 1
F	LPAR	Low Parity Bit
G	RD/S1	Read/Status Bit 1
H	CAS/	Column Address Strobe
I	EVEN/ODD	Even/Odd Parity Selection









Figure 5-1. ISBC 303 Parts Location Diagram





CAUTION: These schematic diagrams may have been revised. See "Service Information" chapter for details.

Figure 5-2. ISBC 303 Schematic Diagram (Sheet 1 of 2)






Figure 5-2. ISBC 303 Schematic Diagram (Sheet 2 of 2)

CAUTION: These schematic diagrams may have been revised. See "Service Information" chapter for details.





## REQUEST FOR READER'S COMMENTS

Intel Corporation attempts to provide documents that meet the needs of all Intel product users. This form lets you participate directly in the documentation process.

Please restrict your comments to the usability, accuracy, readability, organization, and completeness of this document.

1. Please specify by page any errors you found in this manual.

---

---

---

---

---

2. Does the document cover the information you expected or required? Please make suggestions for improvement.

---

---

---

---

---

3. Is this the right type of document for your needs? Is it at the right level? What other types of documents are needed?

---

---

---

---

---

---

---

4. Did you have any difficulty understanding descriptions or wording? Where?

---

---

---

---

5. Please rate this document on a scale of 1 to 10 with 10 being the best rating. \_\_\_\_\_

NAME \_\_\_\_\_ DATE \_\_\_\_\_

TITLE \_\_\_\_\_

COMPANY NAME/DEPARTMENT \_\_\_\_\_

ADDRESS \_\_\_\_\_

CITY \_\_\_\_\_ STATE \_\_\_\_\_ ZIP CODE \_\_\_\_\_

Please check here if you require a written reply.



**WE'D LIKE YOUR COMMENTS . . .**

This document is one of a series describing Intel products. Your comments on the back of this form will help us produce better manuals. Each reply will be carefully reviewed by the responsible person. All comments and suggestions become the property of Intel Corporation.




**NO POSTAGE  
NECESSARY  
IF MAILED  
IN THE  
UNITED STATES**

**BUSINESS REPLY MAIL**  
FIRST CLASS PERMIT NO. 79 BEAVERTON, OR

POSTAGE WILL BE PAID BY ADDRESSEE

**Intel Corporation  
5200 N.E. Elam Young Pkwy.  
Hillsboro, Oregon 97123**

**O.M.S. Technical Publications**





INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, California 95051 (408) 987-8080

Printed in U.S.A.